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Resume
La capture d'images et le traitement d'images et de signaux font partie des domaines
les plus en vogue de nos jours. Un autre domaine qui retient l'attention des chercheurs
a travers le monde est celui qui regroupe les applications biomedicales - en particulier
celles qui font le pont entre l'electronique et la biologie. L'equipe Polystim uvre sur
dierents projets a la pointe de la technologie qui touchent a ces domaines, dont le
projet Cortivision: un stimulateur visuel cortical. Le systeme englobe la capture et
le traitement d'images ainsi que la stimulation du cortex pour donner une certaine
perception d'images aux patients sourant de cecite. Le but de ce travail est de
concevoir le module de capture d'images de ce systeme. Les modes d'operation du
capteur d'images doivent e^tre congurables par l'usager. Il doit se distinguer par une
gamme dynamique elevee, une consommation de puissance reduite, une haute vitesse
d'acquisition, une surface reduite, la portabilite, la possibilite d'avoir du traitement
d'images sur puce, et la facilite de l'integrer dans un systeme sur puce avec le reste des
modules de Cortivision. Un DPS (Digital Pixel Sensor) CMOS a ete concu et fabrique
avec la nouvelle technologie CMOS 90nm. Chaque pixel comprend une photodiode,
un circuit de conversion de photocourant, un convertisseur analogique a numerique et
une memoire numerique de 8 bits, dans une surface de 9 m x 9 m avec un facteur
de remplissage de 26% et 57 transistors. Le capteur ore plusieurs modes d'operation:
 Un mode d'integration lineaire.
 Unmode logarithmique avec une gamme dynamique etendue qui permet d'acceder
aux pixels independamment du temps mais avec une diminution de linearite et
un bruit plus prononce.
 Un mode dierentiel qui soustrait deux images successives a me^me la puce pour
obtenir une image binaire. Ce mode permet d'accelerer le traitement d'images
et fonctionne a une vitesse plus elevee. Il peut e^tre utilise simultanement avec
le mode lineaire ou avec le mode logarithmique.
 Un mode d'expositions multiples qui est une option du mode lineaire pour
augmenter la gamme dynamique, mais qui aurait l'eet de reduire la vitesse
d'acquisition.
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Des prototypes de puces ont ete fabriques avec la technologie CMOS 90nm oerte
par STMicroelectronics avec des matrices de 64x48 pixels et un module de test avec
plusieurs points d'acces pour caracteriser la puce. Un PCB dote d'une architecture
tres exible a aussi ete concu et fabrique an de tester la puce et de l'interfacer avec
un contro^leur VHDL implante dans un FPGA Spartan-3. L'implementation nale
demontre une reduction d'un facteur de trois de la surface du pixel compare a une
architecture moins recente implementee en CMOS 0.18m dans le Laboratoire de
Neurotechnologies Polystim, tout en proposant une methode pour regler une fuite
potentielle de l'obturateur du pixel en atteignant un debit d'au moins 400 images par
seconde. Par contre, les courants de fuite de la technologie CMOS 90nm ont contribue
a un decalage non-negligeable entre les mesures experimentales et les simulations
\post-layout". Une partie des resultats a fait l'objet d'un article de conference IEEE




The image sensing and image processing elds make up some of the hottest topics
in today's industrial and research communities. Another eld that is getting a lot
of attention is biomedical applications - especially the combination of electronics to
biology. The Polystim team is working on some state-of-the-art projects encompassing
all that. One of these is the Cortivision project that consists of a visual cortical
stimulator. The system comprises image sensing, image processing, and brain cortex
stimulation to help blind patients acquire a sense of visual perception.
The goal of this work is to cover the image sensing portion of the system. This
requires the design and implementation of an image sensor which is user congurable
to operate in several modes, has a high dynamic range, low power consumption, high
frame rate capability, reduced surface area, is portable, allows some on-chip image
processing, and can easily be integrated in a system-on-chip with the rest of the
Cortivision modules.
A CMOS Digital Pixel Sensor was designed and fabricated using the novel CMOS
90nm technology. Each pixel consists of a Photodiode, a photo-current conversion
circuit, an Analog-to-Digital Converter and a digital 8-bit memory. It has a pixel
pitch of 9m with a Fill-Factor of 26% and 57 transistors. The sensor oers several
modes of operation:
 A linear integration mode.
 A logarithmic mode that extends the dynamic range and allows time-independent
pixel access at the cost of a forsaken linearity and an increase in noise.
 A dierential (or better termed dierence) mode that allows subtracting two
consecutive frames to obtain a binary image. This mode helps speed up the im-
age processing and allows a very high frame rate. It can be used in conjunction
with either the linear or the logarithmic modes of operation.
 A multiple exposure mode that can be used in combination with the linear mode
to increase the dynamic range at the expense of a decrease in frame rate.
Prototype chips were manufactured using the CMOS 90nm process oered by
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STMicroelectronics with 64x48 pixel matrices and a test module with dierent ac-
cess nodes to characterize the design. A PCB was also designed and manufactured
with a very exible architecture to allow testing the chip and interfacing it with
a VHDL controller implemented using a Spartan-3 Development Board. The nal
implementation shows a three-fold reduction in the surface area of the pixel as com-
pared to a less recent architecture implemented in CMOS 0.18m at the Polystim
Neurotechnologies Lab, all while putting forth a method for circumventing shutter
leakage while still reaching an acquisition rate exceeding 400 frames per second. Nev-
ertheless, current leakage in the CMOS 90nm technology has led to a substantial
discrepancy between experimental measurements and post-layout simulation results.
An IEEE paper entitled \A 90nm CMOS Multimode Image Sensor Intended for a
Visual Cortical Stimulator" sheds some light on part of the results.
xCondense
Le but de ce travail est de concevoir et d'implementer un systeme de capture
d'images capable d'acquerir des images de qualite a un debit eleve tout en etant
exible, portable, et capable de transmettre des images a un module de traitement
qui est charge de reconstituer une image tridimensionnelle. Cette image serait ensuite
echantillonnee et utilisee pour stimuler le cortex visuel par des courants transmis par
des microelectrodes creant des points de lumiere (des phosphenes). Ceci est considere
comme une extension des travaux de notre equipe en CMOS 0.18m [1].
Pour parvenir a cela, une revue des capteurs d'images electroniques etait necessaire
pour etablir une comparaison entre les capteurs CCD et les CMOS, pour conclure que
les capteurs CMOS sont mieux adaptes a notre application, Cortivision, car ils perme-
ttent d'integrer plusieurs fonctionnalites et modules a me^me la puce - ce qui essentiel
pour creer des systemes compacts a basse consommation de puissance. De plus, les
capteurs CCD constituent une charge capacitive non-negligeable qui est plus dicile
a integrer dans un systeme. Aussi, la qualite d'image des capteurs CMOS est dev-
enue assez proche de celle des CCD ces dernieres annees, tout en orant la possibilite
d'avoir un debit plus eleve a cause des convertisseurs analogique a numerique (CAN)
integres sur la puce, et en ayant une sortie numerique qui est plus pratique qu'une
sortie analogique. Le procede de fabrication CMOS est aussi moins dispendieux que
le procede CCD, et nous est disponible a travers la CMC et STMicroelectronics. Ce
procede permet aussi un redimensionnement moins compliquee de la matrice de pixels
ainsi que la selection d'une sous-fene^tre de la matrice.
La conception du capteur a mis l'emphase sur l'acquisition d'images de bonne
qualite a un debit eleve pour ne pas e^tre le goulot d'etranglement du systeme de
traitement d'images 3D. Ceci inclut la conception d'un CAN precis avec une assez
haute frequence d'operation. La camera concue ore a l'usager la possibilite de choisir
parmi plusieurs modes d'operations lineaires ou logarithmiques. Le mode lineaire
est le prefere pour les cas ou le bruit est un parametre important. Cependant, ce
mode a un debit moins eleve qui depend du temps d'integration requis. Le mode
logarithmique est interessant pour les scenes qui ont des regions avec des intensites
vraiment faibles et d'autres avec des intensites assez prononcees a cause d'une gamme
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dynamique plus etendue. Cela est accompagne par contre d'un manque de linearite
et d'une augmentation du bruit. Le mode d'integration lineaire permet a l'usager
aussi d'utiliser des expositions multiples pour augmenter la gamme dynamique, par
contre en devant reduire le debit encore plus. Un autre mode d'operation est le mode
dierentiel qui soustrait deux images consecutives dans le pixel. Le resultat est une
image binaire. Ce mode a un gros impact sur la rapidite du traitement 3D.
En ce qui concerne l'architecture adoptee, un DPS (Digital Pixel Sensor) a ete
choisi au lieu d'un APS (Active Pixel Sensor). La dierence principale entre ces
deux architectures est que la premiere integre le CAN (Convertisseur Analogique-
Numerique) dans le pixel tandis que la deuxieme a un seul CAN partage par toute
la matrice. Le DPS permet donc d'avoir un debit plus eleve car la conversion se fait
a l'interieur des pixels simultanement. Ceci dit, le DPS a un nombre plus eleve de
transistors par pixel, ce qui reduit le facteur de remplissage. Aussi, les variations du
procede CMOS entrainent plus de dierences entre les pixels que pour un APS. Par
contre, l'augmentation du nombre de pixels est moins critique pour le debit dans le
cas d'un DPS. Aussi le DPS permet de repartir la matrice sur plusieurs sorties de
la puces - si le nombre d'entrees-sorties le permet, car la valeur lue du pixel est une
valeur numerique facile a manipuler.
Pour le DPS, le circuit de chaque pixel est forme d'une photodiode, d'un ampli-
cateur (un suiveur), un CAN, et une memoire de 8 bits (voir la Figure 2.13 pour une
architecture typique). Cette memoire permet d'avoir un acces aleatoire aux pixels
de la matrice si le circuit de lecture utilise un decodeur. L'architecture utilisee pour
la memoire est regenerative, donc la valeur n'est pas perdue facilement (voir Figure
4.6) . Ceci etait necessaire car la technologie CMOS 90nm soure de beaucoup de
courants de fuite. Par contre, cela a entraine une augmentation du nombre de tran-
sistors par pixel. Chaque pixel comprend 57 transistors (dont 40 pour la memoire).
La technologie CMOS 90nm facilite l'integration de plus de transistors dans la me^me
surface. Chaque pixel occupe 9 m x 9 m avec un facteur de remplissage de 26%. La
surface du circuit (sans les entrees-sorties) est de 603 m x 477 m pour une matrice
de 64x48 pixels. Une methode a ete introduite pour eviter toute fuite de l'obtura-
teur du pixel (voir Figure 4.4), mais avec un eet sur la linearite du systeme. Pour
regler le probleme de manque de precision du CAN du prototype concu par notre
groupe avant celui-ci, le nombre superieur de masques possible avec la technologie
CMOS 90nm a ete exploite pour concevoir un condensateur a capacite plus elevee
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(voir Figure 4.5). Une autre topologie de CAN a entrees dierentielles a ete etudiee
(voir l'Annexe C) ; cependant, le mode dierentiel a necessite l'ajout d'un conden-
sateur et les simulations montraient une tension de decalage plus prononce - donc
la topologie de capacite commutee a ete retenue (avec quelques modications). En
ce qui concerne l'alimentation, les tensions ont ete baissees de 1.8V/3.3V a 1V/2.5V
orant une meilleure consommation de puissance.
Des puces ont ete fabriquees avec une matrice de 64x48 pixels avec la technologie
CMOS 90nm oerte par STMicroelectronics et un article IEEE qui rapporte une
partie des resultats a ete publie [2]. Un module de test a ete ajoute pour caracteriser
le pixel. La premiere ebauche de ce prototype utilisait un decodeur et un multiplexeur
pour lire les valeurs des pixels. Cependant, la surface allouee par la CMC posait une
limitation sur le nombre d'entrees-sorties de la puce, donc le circuit de lecture a ete
remplace par des registres a decalage. Ceci a aussi limite le nombre de modules de
tests a un seul, ainsi que le nombre de nuds intermediaires capables d'e^tre sondes.
Pour valider le systeme, des tests sur la puce ont ete eectues avec un montage
de test fait sur mesure avec un PCB concu et implemente a cette n qui interface
un contro^leur numerique VHDL dans un Spartan-3 de Xilinx, ainsi qu'un analyseur
logique pour lire les sorties numeriques de la puce. Le PCB est alimente par un
adaptateur qui se branche sur le reseau electrique et qui alimente des regulateurs de
tensions sur le PCB qui eux alimentent le reste des composantes ainsi que la puce du
capteur. Le PCB comprend aussi des diviseurs de tension qui baissent les sorties du
Spartan-3 de 3.3V/0V a 2.5V/0V ou 1V/0V tel que necessaire. Le PCB comprends
aussi des convertisseurs numerique a analogique (CNA) pour generer les tensions
de polarisation de la puce (remise en circuit de la photodiode) ainsi que la rampe
analogique/numerique. Un CNA a sortie de courant fourni le courant de polarisation
de la puce. Ces CNA sont contro^les par le Spartan-3, et leur operation a ete testee et
validee.
Finalement, une discussion sur les ameliorations possibles a ete elaboree. Celle-
ci comprend une architecture basee sur des PPD et des microlentilles pour reduire
les fuites et augmenter le facteur de remplissage, l'utilisation de ltres de couleur,
l'augmentation de la precision du systeme (au-dela de 8 bits), l'emploi d'un circuit
de lecture a plusieurs sorties pour augmenter le debit, l'integration d'une correction
appliquee a chaque pixel pour ameliorer la qualite de l'image si le module de traite-
ment l'exige, l'integration de modules de test additionnels en suivant une strategie de
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conception basee sur la exibilite de test, l'integration des signaux de contro^le et de
polarisation sur la puce, le choix de la technologie, les condensateurs MiM, le partage
de pixels, l'optimisation de l'architecture de la memoire, et une approche modulaire
pour s'assurer que les dierentes parties du systemes sont fonctionnelles avant de
l'embarquer dans un systeme complexe et tres varie. Le systeme nal devrait e^tre un
systeme sur puce comprenant le capteur d'images, un module de traitement 3D, et
un circuit de contro^le et d'alimentation des electrodes externe au cra^ne, en esperant
avoir un systeme fonctionnel et ecace pour exaucer notre vux ultime : rendre la
vue aux personnes sourant de cecite.
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INTRODUCTION
Image sensors have easily found their way into our everyday lives. They have become
part of our daily routines a^ sometimes without us being even completely aware of
it. If you look around you right now, you would probably nd a cell phone with
an integrated camera lying on some table, a digital camera put away in a drawer,
a webcam nonchalantly attached to your desktop computer or even a tiny camera
integrated in the screen of your laptop. You leave your apartment, coming down the
hallway a security camera is sending your picture to a control center to be relieved by
another one in the parking lot of your building. You are backing out of your parking
space, and the built-in sensor in your bumper shows you that you are getting too
close to that dreaded pillar you had crashed into last time. You then stop at an ATM
machine for some cash almost oblivious to the fact that you are getting your picture
taken. You are nally on the highway, nothing in sight (or at least so you think),
you get carried away and a^forgeta^ your foot on the accelerator; a few days later you
receive a speeding ticket by mail... And this goes on and on... As a consequence, it
goes without saying that the prevalence of image sensors in today's society is beyond
any shred of doubt. But are image sensors just associated with regular daily tasks and
monitoring? The fact is that image sensors are just as important for consumer and
professional applications as they are for industrial and medical applications amongst
others. These applications vary from still imaging going through video imaging and
attaining fast imaging.
For more concrete examples, it is quite tempting to mention some interesting
applications in imaging. These could include Sony's Dream Robot, Orange's Mobile
VideoPhone, Identix's Fingerprint Scanner, Canesta's Virtual Keyboard, Bendix's IR
Night Vision, Toyota Prius' Self-Parking Car, Honda's Lane Control, Given Imaging's
Wireless Endoscope Capsules, Suni Medical Imaging's Digital Intraoral Camera a^
and one of particular interest here: Polystim Neurotechnologies Laboratory's Visual
Cortical Stimulator. This project, dubbed Cortivision, is the intended application for
2the image sensor which is the subject of this work.
The Cortivision project aims at creating an intra-cortical visual prosthesis to in-
duce visual perception in blind patients by stimulating the visual cortex. Since the
system bypasses the retina and the optic nerve, it might be a^ unlike some of the other
projects doted with the same humanitarian aim a^ a viable solution for people who
were born blind or have been blind for a lengthy duration leaving them with damaged
retinas or optic nerves. The system to be conceived has certain criteria set in stone;
two of which are its portability and the absence of wires or other obvious structures
penetrating the cranium. This sets harsh limitations as to the dimensions, power
consumption, and means of data transfer. The image acquisition module consists of
a projector and an image sensor integrated on glasses a^ each of them replacing one
of the human eyes as per the principle of active stereoscopy. The acquired images
are then transmitted to an external image processing module that intelligently selects
pixels and shades of gray to create a 3D-feel for the patient. These are then wire-
lessly transmitted to electrodes implanted in the brain to stimulate the visual cortex
producing bright spots a^ hereafter called phosphenes a^ allowing the patient to have
a good idea of the environment in which s/he is located endowing him or her with a
certain extent of autonomy by allowing him or her to avoid obstacles and accomplish
basic tasks without seeking the help of others.
The subject of this thesis is the image sensor which constitutes the frontend of the
system and is an extension of the work started by Trepanier et al. [3]. As a result,
it is to abide by the requirements set by the Cortivision application, while preserving
the versatility that accompanies the possibility of it being used for other applications
as well.
A question that may arise though: why design and implement our own image
sensor and not just buy one o-the-shelf? Basically, our sensor is to be integrated in
a complete portable system for our application a^ so we need to have the possibility
to integrate on it as much control circuitry and as much of the image processing
circuitry as possible to make the whole processing the quickest possible, the least
power consuming possible, and with the least possible area overhead. Part of the
processing is already sped up and simplied by a special mode of operation of our
sensor, the dierential mode (which is actually a dierence mode), that subtracts two
consecutive image captures.
Since the camera is basically supposed to replace a human eye, a high dynamic
3range is a necessity a^ this would allow the capture of feeble as well as strong light
signals in the same image. To boost the dynamic range, a logarithmic mode of
operation is implemented along with the regular linear mode of operation. Another
important constraint is the frame rate. The image processing module requires the
capture of 20 images to generate a single processed image. Therefore, if we aim at
having a nal system having a rate of 20 images per second (to rival the human
eye), we are required to have an image sensor that can deliver images at a rate of
at least 400 frames per second (fps). Furthermore, the portability of the nished
system imposes minimal possible dimensions and power consumption. Also, many
particularities inherent to the CMOS 90nm technology have led to its adoption for
the implementation of the Cortivision image sensor. These include, but are not limited
to, reduced feature size (hence reduced area) and the novelty of this technology in
image sensor research. This is while bearing in mind that smaller technologies (even
65nm) are being used by the image sensor industry, but are yet to appear in academic
research mainly due to the higher cost of these, decreased availability and design
overhead. Moreover, industrial research is in its greater part condential and not
accessible to scholars.
The rst chapter will discuss the fundamentals of electronic image sensors. The
second one will highlight some of the state-of-the-art work in CMOS image sensor
research. Chapter 3 will describe the adopted architecture, and Chapter 4 will deal
with the implementation, issues faced, and discuss any possible future improvements





Conventional lm photography is one of the most eminent and prevalent technologies
with lots of applications. It is a chemical process that transduces light into a physical
image through a series of reactions. Electronic imaging provides an alternative to
this chemical technology by employing image sensors to transduce light into electrical
signals which expands the applications due to the ease bestowed upon the processing,
storage and transmission of electronic images.
The basic operation of an electronic image sensor can be summed up as the col-
lection of photons, the generation of charges, the collection of these charges, their
conversion into an electrical signal, the readout of this signal and nally the process-
ing of what has been read out. In a nutshell: the conversion of optical signals into
exploitable electrical signals.
2.1 Photosensing Principles
A sensor typically consists of a two-dimensional array of pixels. Each of these pixels
contains a photosensing element. The portion of the pixel sensitive to light is mea-
sured by a percentage called the Fill-Factor (FF). A good start for understanding
electronic imaging, is acquiring basic insight into the behavior of charge carriers in
semiconductors. An idiosyncrasy of semiconductors is that both electrons and holes
act as mobile charges as opposed to only electrons in conductors. Light photons may
be absorbed and hence make their way through the semiconductor. The absorbed
energy induces the shift of electrons creating holes [4]. Each photon reaching the
photosensitive element may generate one or no electron in the silicon, which in turn
may or may not be collected by the pixel [5]. The eciency of the conversion of
received photons to free electron-hole pairs (EHPs) (that give rise to a photocurrent)
5is denoted by the Quantum Eciency (QE) of the detector [6].
QE =
Number of free EHPs generated and collected
Number of incident photons
(2.1)
This puts in perspective one of the main evaluation criteria of photodetectors: light
sensitivity (which is also wavelength-dependent). The absorption coecient of the
photosensing element is an indicator of its sensitivity [4]. The photon absorption
process for photogeneration, i.e. the creation of EHPs, necessitates a photon energy
superior to the bandgap energy Eg of the semiconductor material to supply enough
energy for an electron to leave its valence band [6]. The bandgap energy, which is
a property of the material, is also inversely proportional to the wavelength of the
incident light. Hence, for greater wavelengths, the bandgap energy is lower, and the
sensitivity higher since more photons can be detected [4]. This sets an upper cut-o





For silicon, Eg = 1:12eV which yields a threshold wavelength of g = 1:1m. This
means that silicon photodetectors can be used for light in the visible spectrum, i.e.
around 380nm to 750nm. As for sensitivity to the infrared spectrum, Miller [7] devised
a scheme for dividing the band based on the response of various detectors:
? Near Infrared (NIR) [0.7m - 1.0m]
? Short-Wave Infrared (SWIR)[1.0m - 3m]
? Mid-Wave Infrared (MWIR) [3m - 5m]
? Long-Wave Infrared (LWIR) [8m - 12m]
? Very-Long Wave Infrared (VLWIR) [12m - 30m]
This means that NIR light can be detected by silicon (which is usually the part of the
band used for imaging), and it \lters" out as well interference from other infrared
light; for e.g. optical communication which typically uses wavelengths between 1.3m
and 1.5m [7]. This makes it very suitable for our application where we would like to
project and capture patterns of infrared light invisible to the human eye, yet without
interfering with existing radiation.
Another important factor in photodetectors is the responsivity. It is dened as
the ratio of the generated photocurrent density to the optical power per unit area
6of the light; i.e. the electric output to the optical input [4]. So basically, greater
photocurrents for lesser optical power beget enhanced responsivity. Responsivity at
a given wavelength is given by [6]
R =
Photocurrent(A)





For larger pixels, the FF is larger as well. This increases the number of photons
that can be collected; however, this decreases the number of pixels in a given area,
hence the number of devices on a wafer, which in turns boosts the production cost.
Therefore, an important compromise in pixel design is pixel pitch versus FF to achieve
a good photoresponse.
Several types of silicon-based photosensing elements exist, the most prominent of
which are photoconductors, phototransistors (PTs), photogates (PGs), Thin-Film on
ASIC (TFA) and photodiodes (PDs).
2.1.1 Photoconductors
They are the most basic type of photodetectors consisting of a semiconductor with
ohmic contacts. Absorbed photons generate electrons and holes increasing the con-
ductivity of the material, hence increasing the current owing for a constant applied
voltage bias. The gain is dened as the change in current with respect to the primary
photocurrent. Photoconductors are distinguished for their high gain, but this comes
at the expense of slow response and high noise [4].
2.1.2 Phototransistors
As a notion, all transistors are sensitive to light and can be used as photosensing
elements. In practice, however, the narrow channel of Field Eect Transistors (FETs)
drastically limits their responsivity - which is why bipolar transistors are favored
over PTs. A large collector-base junction area is required to increase the number
of photons collected and hence the sensitivity. Nevertheless, this results in a slower
response speed [8]. Since our application requires a high frame rate, response speed
is an issue, and bipolar transistors are not as readily available as FETs - noting that
a combination of both requires special processing and additional expenses - which
swayed the balance towards other photosensing elements.
72.1.3 Photogates
A PG is a MOS capacitor with a top plate formed of polysilicon. Consequently, it
transduces optical signals into charges as compared to voltages and currents for the
other semiconductor photosensing elements. These charges would then have to be
transformed using other components into voltages or currents to become useful. The
transfer of charges generates thermal noise due to the conductance of the transfer
channel [8]. This makes it less appealing to us.
2.1.4 Photodiodes
The advantage of the PD as compared to other photosensing elements is mainly the
ease of fabricating it in the inexpensive and widely available CMOS technology. It
basically consists of a PN junction. Light generates electron-hole pairs that move to
the N and P regions of this junction. Some of these carriers diuse into the depletion
region and are swept from the junction by the electric eld prevailing in that region.
The holes then move towards the anode and the electrons head towards the cathode
generating a photocurrent or photovoltage that will be used to determine the incident
light intensity. A thicker depletion layer increases the number of absorbed photons.
To widen the depletion region, a reverse-biased conguration is opted for; however,
this decreases the response speed [4]. Nevertheless, the response speed of PDs remains
superior to that of the other photosensing elements and they remain the easiest to
implement using a standard CMOS process because of their simple topology [9].
2.1.5 Pinned Photodiodes
The pinned photodiode (PPD) is more promising that both the PD and the PG. It
provides a solution to the fact that a standard PD cannot be fully depleted upon
readout, which creates image lag and FPN. In a PPD, the N-P structure of a regular
PD is traded in for a P-N-P one as shown in 2.1. This structure allows the N- region
to be fully depleted while there are still holes in the uppermost P region eliminating
lag and FPN while preserving responsivity [10]. The voltage is then \pinned" to a
xed value.
PGs and PPDs both oer charge transfer from a large collection area of large
capacitance to a small FD capacitance, but the QE of PPDs is far superior and require
8Figure 2.1 Pinned Photodiode
less control signals than PGs aside from the fact that PGs require additional care
to reduce leakage currents, which is intrinsic in PPDs. Nevertheless, PPDs require
special process adaptation. Furthermore, as is the case for PDs, the PPD does not
allow true CDS and the decrease of supply voltages with the newer technologies make
it harder to have a pinned voltage while keeping enough head room for integration
[11].
2.1.6 Thin Film on ASIC
TFA is basically the placement of the PD on top of the circuitry by a special tech-
nique as illustrated in Figure 2.2, with the rear electrode connected to the circuitry
underneath, hence creating a 100% FF. The QE varies typically between 60% and
80% depending on the wavelength in question [11]. Another advantage of TFA is that
it can be used with any process generation, and that the optical problems introduced
by stacking several layers with newer processes are avoided, nevertheless, capacitive
coupling becomes an issue [11].
2.2 Color Imaging
We have seen in the Section 2.1 that Silicon PDs are sensitive to a certain range
of light wavelengths. This means that they cannot dierentiate between dierent
colors. Typically, to circumvent that, a Color Filter Array (CFA) is placed on top
of the pixel array. Each pixel would thus become sensitive solely to the wavelength
9Figure 2.2 Thin Film on ASIC
that can traverse the lter on top of it. An algorithm is then used to recombine the
gathered data and to produce a colored image.
Primary or complementary color lters can be used. The former imply the use
of red, green and blue (RGB) lters while the latter make use of cyan, magenta and
yellow lters (CMY). White lters can also be used in conjunction with color lters
to measure the luminance signal [12].
One of the most popular lter congurations is the Bayer lter featured in Figure
2.3. People are more sensitive to high spatial frequencies in luminance (which contains
the brightness information of the image) than in chrominance (that contains the
color information of the image), and luminance is composed primarily of green light.
Figure 2.3 Bayer Color Filter Array and Color Patterns
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Therefore, the Bayer CFA improves the perceived sharpness of the digital image by
allocating more spatial samples to the green image record [13]. Being an RGB lter,
this is why it has two green lters for each red/blue pair. This way the lter better
depicts the human retina that is more responsive to green as shown in Figure 2.4.
(a) (b)
Figure 2.4 Light responsivity of cones in the human retina: (a)[14], (b)[15]
Concurrently, another popular lter is the complementary mosaic pattern that has
equal proportions of magenta, green, yellow, and cyan sensitive photosites arranged
in magenta-green and yellow-cyan rows. It provides an improved image SNR (Signal-
to-Noise Ratio) at low illumination levels relative to RGB patterns, as the sensor
output signal level is much higher. However, the RGB patterns normally provide a
better image SNR at higher illumination levels [13].
Patterns are thus built for each color, as shown in Figure 2.3 for the RGB in the
Bayer CFA. An interpolation is then applied to nd the color values in the intermedi-
ate pixels. Many algorithms exist for that which is another very extensive topic that
I shall not delve into.
Another interesting method that has more recently been put forth takes advan-
tage of the fact that dierent wavelengths have dierent absorption depths in silicon.
Longer wavelengths penetrate deeper. As a result, a vertical pixel can be constructed
so that the RGB information can be collected at the same location in the 2D im-
age plane but at dierent depths eliminating the need for lters and interpolation
algorithms [16].
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2.3 Lenses and Microlenses
The use of a lens to concentrate the light emanating from a scene on the image sensor
is necessary to achieve a meaningful image. A typical camera lens system comprises
several lenses redirecting the light in such a way as to recreate the image the most
accurately possible on the image sensor while minimizing artifacts the likes of loss of
contrast, blurring, distortion, etc.
Several parameters have to be taken into consideration in selecting a lens. The
focal length determines the angle of view. A smaller focal length implies a wider
angle of view and less susceptibility to image deterioration due to the shaking of the
camera. Longer focal lengths require shorter exposure times to minimize blurring.
Another important parameter of lenses is aperture. The aperture range indicates
how much the lens can open up or close down to increase or decrease the amount of
light reaching the sensor. Aperture is measured with an f-number (e.g. f/1.4). Lower
f-numbers correspond to larger apertures and thus \faster" lenses because the shutter
speed can be increased to obtain the same exposure [17].
On a slightly dierent note, having discussed photosensing and photosensitive
elements, it is obvious that it is much coveted to increase the size of the photoreceptive
area. One way of doing that without enlarging the pixel size is by employing microlens
arrays. Figure 2.5 shows an example of such an array.
The microlens would focus the light on the photosensitive region of the pixel. This
Figure 2.5 Microlens Array [18]
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can double or triple the ll-factor for CMOS image sensors raising it from a typical
20 to 30% to a much more desirable 70 to 80% [5]. Several methods can be used to
create such arrays, from polymer-thin lm [19] to etching glass [20] that is placed on
top of the image sensor to even more innovative methods such as a process of surface
tension and injection [18].
Figure 2.6 shows a typical cross-section of a pixel with a color lter and microlens.
The photodiode occupies a portion of the pixel. The remainder of the pixel is covered
by a metal shield to prevent light from interfering with the circuitry underneath it.
The color lter is on top of the sensor and a microlens concentrates the incident
photons on the photodiode covered by the lter. Nevertheless, I shall not delve any
deeper into this topic since it is beyond the scope of this thesis.
Figure 2.6 Typical cross-section of a pixel with a color lter and microlens
2.4 Electronic Image Sensors
The two basic types of electronic image sensors available nowadays are Charge-
Coupled Devices (CCDs) and CMOS (Complementary Mos Oxide Semiconductor)
image sensors. CCDs have long been established as a technology for image sensors,
however, CMOS image sensors surfaced after that oering several advantages com-
pared to CCDs; namely the possibility of lower power consumption, higher frame
rates, use of existing technology processes and incorporating circuitry on the image
sensing chip which meant lower costs and greater integration potential. A battle
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thus erupted between the proponents of CCDs and CMOS image sensors. A lot of
people were drawn to the potential of CMOS sensors by mere curiosity despite their
being uncertain of the benets. This led to a lot of experimentation but also to a
distorted market behavior where a lot of greedy startups went bankrupt: a lot of peo-
ple were investing in CMOS sensors \blindly" [21] and CMOS imagers were at rst
priced below their cost to win business [22]. The battle cooled o around 2002 and
took on a more realistic turn based on cash-ow and not on capital investment in a
\new technology" that sparked curiosity. Nevertheless, the sudden interest in CMOS
sensors did have some advantages in making it a norm in a lot of applications such
as video-conferencing, desktop and barcode scanners, etc [21]. The current market
focuses more now on long-term consumer stability than on high-risk startups [22].
2.4.1 CCD Image Sensors
CCDs saw the light of day in 1969 at the Components Division of Bell Labs with
Drs. Willard Boyle and George Smith. This was the dawn of digital photography
[23]. CCDs are basically arrays of photosites with charge collecting buckets that can
transfer their charges to each other [23]. These \buckets" are actually capacitors con-
nected together that can transfer their charge to and receive charges from neighboring
capacitors via voltage control. MOS capacitors are typically used in such cases. Each
consists of a gate above a silicon oxide layer in a p-type silicon substrate. When a
positive voltage is applied to the gate, a depletion region is formed under the silicon
oxide layer causing electrons to accumulate. These electrons can then be transferred
to neighboring capacitors by changing the gate potentials. This makes charges among
the capacitors coupled, hence the origin of the name of this type of sensors.
Since silicon has a bandgap energy of around Eg = 1:12eV , and pertaining to
the discussion in Section 2.1, the silicon substrate can readily absorb photons if they
have sucient energy and if they hit the silicon, preferably at the depletion region.
This generates EHPs and the number of electrons accumulated in the depletion well
becomes proportional to the number of absorbed photons. This makes it possible for
CCDs to take on the role of image sensors [12].
CCDs shift electrons through stages to an output amplier. Relatively high volt-
ages are required to be able to pull the electrons between stages. They are usually
directed to a single amplier at the corner of the array and an analog video signal is
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outputted. Shifting can nevertheless cause image blurring, which is why light shields
should be used [5]. CCD sensors can roughly be classied into three architectures.
The rst is the linear array architecture shown in Figure 2.7. The charges from
each CCD are transferred to a shift register that then redirects them to an output
amplier. This type of architecture is common in scanners where the possibility of
using low-cost high-resolution linear arrays exists [12].
Figure 2.7 Linear Array CCD Architecture
The second architecture is the Frame Transfer (FT) one [5; 12] featured in Figure
2.8. In this case, the entire CCD image is shifted vertically into an identical shielded
CCD. This, however, results in a large smear since it takes around a millisecond
to transfer the image [5]. FT sensors have high FFs of 100%, but suer from slow
readout rates [12].
Figure 2.8 Frame Transfer CCD Architecture
The third architecture is the Interline Transfer (ILT)[5; 12] one portrayed in Fig-
ure 2.9. In this architecture, each pixel has its own diode and shielded storage and
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transfer area. This, nevertheless, results in a decrease in FF, which can be, how-
ever, compensated by using microlenses [5] as discussed in Section 2.3. The low FF
attributed to this architecture is counterbalanced by a fast readout rate though [12].
Figure 2.9 Interline Transfer CCD Architecture
Combinations of these architectures also exist. One of these is Frame Interline
Transfer (FIT)[5; 12] which reduces smear. Nevertheless, it should be noted that the
FT and FIT architectures both entail an increase in die size and hence an inevitable
increase in cost [5].
When it comes to renement, CCDs are well-renowned for their excellent image
quality and output uniformity. The CCD process is acclaimed for its high delity;
nevertheless, this comes at an increase in cost. The high image quality standards
also come at an increase in power consumption to be able to decrease noise. This is
also partially due to high clocking voltages, typically between 2.5V and 10V, and the
need for multiple supply and biasing voltages. Another drawback is the sequential
readout which contravenes the attainment of higher frame rates [23] and window-of-
interest readout without the risk of charge overow. Furthermore, no other circuitry
(e.g. ADCs or clocks) can be added to the sensor chip since they would contribute
to substrate noise. Therefore, a set of chips is needed which makes miniaturization
harder [5].
Regardless, CCDs are very well-established. They have been around and have
evolved for close to 40 years, so CMOS sensors do have quite a challenge to overcome
if they want to replace CCDs - so they better have something astounding to oer to
make them stand out.
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2.4.2 CMOS Image Sensors
CMOS image sensors have evolved over the last decades. The rst CMOS image
sensor was the Passive Pixel Sensor (PPS). The pixel consisted of a photodiode and
an access transistor [24] as shown in Figure 2.10. As a consequence, it had a very
high ll-factor. However, the signal quality was poor and the analog-to-digital voltage
conversion time increased with the number of pixels because the architecture had a
single external ADC common to all pixels. PPSs were oered by Reticon starting
in the late 1960s. Their use in camcorders was tackled by Hitachi and Matsushita
in the 1980s [25]. Nonetheless, Peter Denyer was the rst to implement a PPS with
substantial integrated electronics in 1991 describing it as \extending the CMOS ASIC
marketplace in a sector of high growth rates" which is image sensing. This sensor had
a matrix of 312 x 287 pixels, with pixel sizes of 19.6m x 16m. Each column had a
sense amplier and pixels could be addressed and shifted out via an output amplier
as the last stage [26]. Denyer then went on to establish a company VLSI Vision to
commercialize this sensor in 1990. His company was acquired by STMicroelectronics
in early 1999, becoming their Imaging Division, and continues to produce CMOS
image sensors [27]. For these sensors, wire capacitance is an issue. This makes them
less scalable and less enviable in high rate applications for as capacitance increases
and speed increases, noise increases as well [25], making their advantages of high
ll-factor and small pixel size take a backseat.
Figure 2.10 PPS Architecture
An improvement over the PPS was the Active Pixel Sensor (APS). The original
APS was developed by Noble in 1968 [28]. For the APS, a follower was added inside
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each pixel, as delineated in Figure 2.11(a) thus improving the signal quality - rivaling
CCD quality. However, no improvement was brought upon the conversion time [29].
So basically, each pixel has its own amplier to create a charge gain between the
photodetector and the analog signal at the bottom of each column. The in-pixel
amplier is typically a source follower due to its simple conguration and uniform
gain. This makes the sensor less susceptible to noise at an expense of a decrease in ll-
factor. The rst real advocates for it were researchers from the National Aeronautics
and Space Agency's (NASA's) Jet Propulsion Lab (JPL), namely E.R. Fossum [25].
The initial goal of JPL while developing their APS CMOS image sensor was to get an
image sensor that consumes less power and that is less susceptible to radiation damage
in space [23]. They founded Photobit Corp. that commercialized the rst APS-based
systems [25]. It was purchased by Micron in 2002 that combined Photobit's imaging
design technology with its own DRAM process [30].
(a) (b)
Figure 2.11 APS Architectures: (a) 3-Transistor, (b) 4-Transistor
APSs are very common in today's research and industry. Several architectures
for APSs have been developed over the years. The original conguration was a 3-
Transistor one as the one featured in Figure 2.11(a). It basically consists of a pho-
todiode, a reset transistor, a source follower and a row select transistor. The diode
is initially reset to a high voltage and is then left to integrate decreasing the voltage
across the diode as the photons are absorbed and converted to charges. Disadvantages
of this architecture are typically that the sense node where the diode and reset tran-
sistor meet incurs an elevated dark current contributing additional noise. Moreover,
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the output response is non-linear because the capacitance of the photodiode depends
on the voltage aecting the charge-to-voltage conversion as the diode lls up. Fur-
thermore, residual charge on the photodiode can create ghost images in fast-changing
light settings [31].
An alternative APS architecture is shown in Figure 2.11(b) where 4-Transistors
are used in each pixel. A transfer gate is added to separate the photodiode from
the oating diusion. In this case, a reset implies the activation of both the reset
and transfer transistors applying a high voltage to both the diode and the oating
diusion. Next, the transfer gate is disconnected and the diode is left to integrate.
Prior to measurement, the reset transistor is activated again to reset the oating
diusion only this time. Afterwards, the transfer gate is activated to transfer the
charge from the diode to the oating diusion. This design permits true Correlated
Double Sampling (CDS) (see Section 2.4.4) since the same reset level is used to
measure the reset value and the signal value [31]. Several other APS architectures
have appeared in the literature that have common-element or shared congurations.
Figure 2.12(a) shows a 1.75T architecture. It is basically a readaptation of a 4T
architecture where four pixels share the same oating diusion, reset gate, source
follower and row-select transistor. Nevertheless, each pixel still has its own transfer
gate that should be activated one at a time to read out the values at the photodiodes.
An even greedier architecture is the 1.5T architecture shown in Figure 2.12(b). It
is similar to the 1.75T architecture but eliminates an extra transistor: the row-select
(a) (b)
Figure 2.12 Common-Element APS Architectures: (a) 1.75-Transistor, (b) 1.5-
Transistor
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one. By doing this, however, the readout strategy is modied. We no longer read out
row by row.
Instead, the reset voltage and Vdd of the pixel are sent as pulses to be able to
turn the follower transistor on and o to give or deny access to the column bus.
The readout strategy also involves reading out blocks of pixels and separating even
columns from odd ones to be able to multiplex the values on the signal buses. Details
can be found in [32]. A 1.25T pixel is also achievable by having two blocks of four
pixels arranged in parallel that share a readout and reset transistor [33].
Despite the good performance of APSs, they are still not as sensitive as CCDs:
light may land on transistors, the gain is lower and the noise greater [23].
The most recent architecture is the Digital Pixel Sensor (DPS) depicted in Figure
2.13. The rst DPS was developed by El-Gamal at Stanford University around 1994
[34]. The DPS integrates an Analog-to-Digital Converter (ADC) within each pixel
along with a digital memory. This allows parallel conversions to occur in each pixel
making the conversion time independent of the number of pixels (not to be confused
with the readout time). This however is done at the expense of a decrease in ll-
factor since more circuitry is added to each pixel. The incorporation of an ADC
in each pixel allows for massively parallel conversion, very high-speed readout and
Figure 2.13 DPS Architecture
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greater Dynamic Range (DR) [29]. DPSs are particularly interesting since they have
more potential for higher frame rates and since with the new design technologies, the
dimensions of transistors are becoming smaller and smaller lessening the impact on
the ll-factor and making it less overwhelming.
To wrap up this section on a slightly dierent note, an interesting approach has
lately been introduced into the image sensor world due to the advent of 3D-ICs (Three
Dimensional Integrated Circuits). These should not be confused with 3D packages
that consist of dierent chips with dierent functions stacked inside a single pack-
age and connected together [35]. A 3D-IC is a stack of multiple dies with direct
connections tunneling through them. This reduces the interconnect length due to
the key advantage of allowing wires to be routed directly between and through the
wafers [36]. It is basically integrating planar device layers with short vertical in-
terconnections. 3D interconnect boasts the advantages of decreased cost, improved
performance and ameliorated integration [37]. The main drawback, however, is that
area enough for thousands of transistors is sacriced. Nevertheless, this waste in area
can be somehow compensated by smart placement and routing strategies to use these
vacant areas for through-hole wiring [36]. Image sensors that use this technology usu-
ally place the dierent modules of the sensor on dierent layers or \tiers" with the
uppermost tier having the photosensing element with minimal circuitry to improve
the ll-factor making it very close to 100%. Figure 2.14 shows a generalized example
of a DPS pixel with the rst tier containing the photosensing circuit, the second the
ADC and the third the digital memory. The layers are connected together with vias.
This reduces the overall area of the sensor and minimizes parasitics as well by short-
ening traces. Several 3D-IC image sensor architectures have been brought forth the
likes of [38] and [39].
2.4.3 CCD vs. CMOS Image Sensors
The companies that manufacture image sensors can be divided into four groups each
favoring a specic technology being CCD or CMOS. Japanese electronic rms - such
as Sony, Matsushita and Sharp - tend to have an inclination towards CCDs, while
semiconductor suppliers and foundries - like Agilent, TSMC, UMC and ST - along
with fabless suppliers - namely Omnivision - are advocates of CMOS sensors. Estab-
lished companies in the image sensing eld - the likes of Kodak, Canon, Dalsa and
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Figure 2.14 General example of a 3D-IC DPS pixel
Fujilm - tend to have both [40]. So this is enough to see that both image sensing
technologies are widely spread and extensively commercialized. The overpromotion
of both CCD and CMOS sensors and the relentless battle between them have engen-
dered a lot of fear, doubt and uncertainty in the domain of image sensors. As Dalsa
puts it, it is much like comparing apples to oranges: both can be good for you [22].
So essentially, depending on ones needs, s/he would sway towards one or the other.
The concepts of both CCD and CMOS image sensors have been around since the
late 1960s, early 1970s. Nevertheless, CMOS image sensors took a longer time to
emerge since the CMOS technology was not mature enough at that time to allow
CMOS sensors to compete with CCD ones. Feature sizes were not small enough and
process uniformity was left to be desired. That was true until the 1990s when CMOS
technology ourished and there was revived interest in CMOS image sensors: they
were proponents of integration, miniaturization, portability, low-power consumption,
low defect and contamination levels and low fabrication cost since they used already-
existing processes with new circuit techniques adapted from CCDs to achieve low
noise and high DR. However, some unexpected surprises were waiting around the
corner: design time was greater, quality was inferior and even the cost was higher
since process adaptations turned out to be necessary to achieve certain image quality
standards [22; 5]. The following discussion compares some of the issues faced by the
two imager types.
An important factor when dealing with CCDs is Antiblooming. In general, bloom-
ing occurs when the full-well capacity of the pixel is exceeded, causing charges to
overow into adjacent pixels. This is usually addressed by biasing the region around
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the cells during integration [41] or adding an overow CCD to contain the superuous
charges that would then be transferred to an output and eliminated [42]. This problem
is not intrinsic to CMOS imagers - what one might mistake for \blooming" in CMOS
sensors is usually caused by Image Lag or Sticking. Image lag/sticking/ghosting oc-
curs when there is an improper reset or improper/incomplete charge transfer. A
residue of the previous image would appear in the current frame, and perhaps addi-
tional subsequent frames creating a \ghost". This can be observed in both CMOS and
CCD imagers. Another important similar phenomenon is Image Smear. In general,
image smear occurs when charges are shifted (CCDs) or with rolling shutters if the
image scene is non-stationary (CMOS).
Resolution is one of the rst parameters that one inquires about when buying
a sensor. Increasing the resolution was one of the greatest initial goals in image
sensor design. Nevertheless, such sensors had to overcome certain obstacles to become
practical. Basically, the resolution increase if not matched by a photosensitive area
increase, impairs the sensitivity of the sensor [43]. CMOS pixels usually have a smaller
ll-factor (percentage of the pixel sensitive to light) which can be 20% or less because
they have circuits integrated in them [44] while it is close to 100% for CCDs [22].
However, putting sensitivity on the side, CCD and CMOS imagers have an identical
response to light collection of photogenerated electrons [5], which makes the most
notable dierences between them the charge-conversion and readout techniques. In
CCDs, charge is transferred from pixels to a common element to convert them to
voltages and send them o the chip serially [45] as a single output analog signal [22].
For CMOS sensors, the charge to voltage conversion is done within each pixel and the
voltages are transferred out of the pixels instead [45] to be read out like in a RAM
(Random Access Memory) with column and row addressing circuits.
One of the essential contributors to image quality is dynamic range (DR) which
is dened as the ratio of the saturation level of the pixel to the signal threshold [45].
In simpler terms, it is the ability of the sensor to dierentiate between very low and
very high light intensities in the same image thus preserving the details in both the
dark and bright areas of the image [46]. Here, CCDs are better due to their lower
noise because of their quieter substrates [45]. However, CMOS imagers oer better
SNR and DR at higher rates [23]. They allow high-speed readout and hence higher
resolutions [29]. This strength comes mainly from their parallel output structure [22]
and the integration of all the functions on the same chip making them popular in
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high-speed machine-vision applications [23]. Such applications often require tracking
a single object in motion, which makes windowing extremely useful - an area where
CMOS sensors have an edge because of their ability of random addressing. CCD
capabilities are limited as to that [45] without risking charge overow. Nonetheless,
it is also essential in high-speed imagers to capture images quickly. This depends on
shuttering: the ability to start and stop exposure arbitrarily. CCDs lead the game
here since they need a smaller ll-factor compromise to achieve that. CMOS sensors,
on the other hand, can have two main types of shutters: uniform synchronous shutters
that decrease the ll-factor but introduce no motion distortion, and rolling shutters
that are non-uniform and that expose dierent lines at a time bettering the ll-factor
by reducing the number of transistors per pixel but inducing image distortion at
high speeds - but are still quite suitable for regular consumer applications [45]. So
basically, for high-speed CMOS imagers, uniform shutters are essential but come at
the compromise of a decrease in ll-factor.
CMOS sensors were initially thought to be able to be implemented using standard
CMOS processes, which turned out to be fallacious. Process adaptation was required
to achieve a quality comparable to that of CCDs which entailed higher development
costs and design complexity than CCDs [22]. This massively aects uniformity - the
ability of getting the same response under the same illumination [45]. Nevertheless,
it remains that CCD wafer sizes are smaller which increases the fabrication cost
[22]. Also, CCDs are at the base capacitors, which makes them susceptible to charge
overow when overexposure occurs requiring special engineering for antiblooming
(draining) which is not an issue with CMOS imagers [45]. But despite that, it remains
that the development time for CCDs is shorter especially since they are more general-
purpose than CMOS image sensors. CMOS imagers are basically systems on chip
necessitating development times of around 18 months as compared to 8 months for
CCDs. Changes in CMOS imagers require new wafer runs, while for CCDs new
PCBs can do the trick [45]. In this same point lies one of the key advantages of
CMOS imagers which is that they require less o-chip circuitry. Yet, it should be
noted that even though CMOS imagers require fewer components, companion chips
are usually necessary to improve on image quality [22]. This makes them popular
in low-power and portable applications [23] also because of the ease of placing low-
power high-gain ampliers which increase responsivity. Amplication in CCDs, on
the other hand, induces a power penalty [45]. As do clocking and biasing since CCDs
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need several higher voltage biases and high-voltage clocks to maintain a certain image
quality and to reduce noise [23] in comparison to CMOS sensors that require one bias
voltage and a single low-voltage clock level. Other levels can be generated on-chip [45].
With time, however, both CCD and CMOS imagers have worked on their deciencies.
CCDs have been able to lower their power consumption, clock levels [45] and pixel
sizes, and CMOS imagers have been able to boost their image quality. Crossovers
between the two types of sensors have been conducted by established players with
years of experience in both technologies [22] - so at the end of the day, they are still
both good for you, depending on your application. Table 2.1 shows a comparison
summary between the two types of image sensors.
Table 2.1 Comparison between CCD and CMOS imagers
CMOS CCD CMOS CCD
Antiblooming Intrinsic Varies Size Smaller Bigger
Image Smear Varies Varies Sensor Output Bits Voltage
Development Cost High Low System Output Bits Bits
DR Medium High Shuttering Poor Excellent
Fill-factor Low High Windowing Excellent Limited
Flexibility (*) Lower Higher Power-
consumption
Lower Higher
Noise Higher Lower Speed Higher Lower
Pixel Output Voltage Charge Turnaround time Longer Shorter
Responsivity (**) Higher Lower Uniformity Lower Higher
Sensor Complex-
ity










Image Lag Varies Varies
(*) PCB modications are usually enough to change the application of CCDs.
(**) Same sensitivity for both, but easier to add ampliers to CMOS sensors.
2.4.4 Noise in CMOS Image Sensors
Any good discussion in microelectronics cannot condone one of its greatest enemies:
noise. Noise in image sensors is basically classied temporally and spatially resulting
in two main types of noise: random noise that diers between frame and frame and
pattern noise that is almost the same for all frames. Pattern noise, shown in Figure
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2.15(b), usually has a more drastic eect on the quality of the image as compared
to random noise, shown in Figure 2.15(c). Fortunately, the advantage is that it
completely correctable, which is not the case for random noise [47]. The diagram in
Figure 2.16 has been added to clarify the following discussion.
The pixel is usually the dominant random-noise source in an image sensor - noise
that can occur anywhere and anytime. CMOS imagers have a greater propinquity for
this type of noise because of the transistors inside the pixels. Random noise has to be
minimized by taking design considerations [46]. It can also be reduced by averaging
successive frames and can be described by statistic distributions [47]. It encompasses
pixel noise (reset noise, icker noise and shot noise), amplier noise (column amplier
noise and Programmable Gain Amplier noise), and ADC noise.
In a pixel the level of the signal is measured relative to its reset level. The
error emanating results in reset or kT/C noise [50] which is actually thermal noise
in presence of a ltering capacitor [51]. It is due to the reset of the photodiode or
the diusion through a MOSFET. This is equivalent to a capacitor being charged







where k is Boltzmann's constant, T the absolute temperature and C the capacitance
of the sense node. Image sensor designers prefer to refer to this noise as kTC noise
since they tend to count charges instead of volts, and Q2 = kTC [51]. This type
of noise is proportional to W
L
 1
. But too small a W would result in a decrease in
gain, and opting for too large a W would result in an increase in capacitance; so a
compromise is mandatory. It is also advantageous to decrease L to have a smaller noise
equivalent bandwidth [47]. Several reset schemes have been elaborated to overcome
this problem including Correlated Double Sampling (CDS) [50]. CDS consists of
taking two samples of the pixel: the rst during reset and the second to get the real
signal value. The two samples are then used as dierential signals in further stages
(such as ampliers and ADCs) [52].
The second type of pixel noise is icker noise, or 1/f noise, which is caused by uc-
tuations that can occur at any junction including metal/metal, metal/semiconductor
and semiconductor/semiconductor junctions. At low frequencies, it can be a domi-
nant component, however, at higher frequencies it is overshadowed by thermal noise
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(a) (b) (c)
Figure 2.15 Image Noise: (a) Original, (b) Random noise [48], (c) Pattern noise [49]
which is white noise with constant power over all frequencies [47]. The output noise







where K is a process dependent constant around 10 25V 2F and Cox is the oxide
capacitance [53]. We may notice that decreasing the areaW L of a transistor would
decrease the icker noise. However, the W
L
ratio has to remain big enough to drive
the column capacitance for pixel readout [47].
The third and nal type of pixel noise is shot noise which in turn incorporates pho-
ton shot noise and current shot noise. To understand the former type, the detection
of photons is a random process obeying a Poisson distribution [50]. Assuming that
the mean number of photons detected is N, Poisson noise is given by the uctuations
about this mean value. The standard deviation is a better representation of the noise
level because the mean of many noise sources is usually zero [47]. The RMS noise





where Iphoto is the photocurrent, treset the reset time, Cpdiode the capacitance of the
photodiode and q the unit charge [4]. As for current shot noise, it is associated with
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Figure 2.16 Types of Noise in Image Sensors





where Idark is the dark/leakage current, treset the reset time, Cpdiode the capacitance
of the photodiode and q the unit charge [4]. Photon shot noise limits the SNR and
DR for large signals. The only way to improve it is to increase the well-capacity of
the sensor. Leakage current is largely dependent on the CMOS process used [50].
As for amplier noise, the rst type is column amplier noise. The column am-
plier samples both the pixel reset and signal levels and then amplies the dierence
signal. The second type of amplier noise is Programmable Gain Amplier (PGA)
Noise. The sampling kT
C
component of these noises is dominant compared to their






where C is either the column sampling capacitance or the PGA capacitance respec-
tively, k is Boltzmann's constant and T the absolute temperature [50].
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The nal type of random noise is ADC noise. Its main component is quantization




In practice, ADC noise would exceed this gure due to other noise sources and mis-
match in ADC components might also contribute to pattern noise - which leads us
to our second noise classication.
Pattern noise is usually divided into two components. The rst is Dark Signal Non-
Uniformity (DSNU) which means that under no illumination, the pixels would have
dierent \zero-illumination" levels. The second is Photo-Response Non-Uniformity
(PRNU), meaning that the dierent pixels would react dierently under the same
illumination. The former can be corrected by subtracting a dark frame from the
captured image, and the latter can be corrected by the addition of a digital gain for
every pixel [46]. PRNU, however, is often neglected and focus is kept on DSNU which
is what is usually referred to when talking about Fixed Pattern Noise (FPN) [47].
It is very important to note as well that image processing circuits outside the image
sensor apply lots of algorithms and ltering to further improve image quality [54], so
the aim behind designing an image sensor is to minimize the noise but keeping in mind
that the nal image would pass through image processing before being delivered.
2.4.5 Technology and Process Modication
Many particularities inherent to more recent CMOS technologies give them an edge.
These include, but are not limited to, reduced feature size (hence reduced area) and
the novelty of these technologies in image sensor research (particularly academic).
Pixel pitch is one of the parameters that can vary immensely with the technology.
Nevertheless, one has to be aware of the fact that minimal dimensions are not solely
dictated by the most recent CMOS technology; optical limitations have to be taken
into account as well. Dierickx et al. had estimated this size to range between 3m and
5m [44]. Such smaller pixel sizes almost necessarily require the use of microlenses
to increase the eective FF and, consequently, the sensitivity of the sensor.
The reduced feature size of newer technologies is also accompanied by a greater
number of metal layers; a characteristic that oers the possibility of a greater ca-
pacitance density [55] - which could be an advantage if proper design considerations
are used, yet putting forth setbacks or hindrances some cases. Less recent CMOS
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technologies, such as 0.5m to 1m, can achieve acceptable image sensor perfor-
mance without requiring process modication. Scaling the technology beyond that,
however, usually increases the necessity for process modication to achieve adequate
results. Image sensors using technologies inferior to 0.35m are faced with perfor-
mance degradation due to, amongst others, shallower junctions, thinner gate oxide
and greater junction and transistor leakage. As a consequence, the photosensitive
elements of the pixel require a separate implantation process to increase Quantum
Eciency (QE) (with goes hand in hand with charge collection and responsivity), to
improve conversion gain and also to decrease noise. Guidash et al. state that in such
cases PPDs are preferred over other photosensitive elements, because PGs suer from
reduced photoresponse, particularly for shorter wavelengths. Also, PDs are not opti-
mized for a broader spectral response and their junction dark current has a negative
impact on noise performance [56]. A deep PD junction, nevertheless, can improve
charge collection and hence the eective FF. This, however, increases dark current,
which has the consequence of increasing noise. Another scaling issue is that thin gate
oxide may contribute to leakage and degrade image signals. Low-Voltage-Threshold
or depletion transistors, that require an extra mask, can be used to improve that [57].
But, in general, PPDs present lower leakage and oer better blue response for color
imagers [56].
2.5 Conclusion
We have seen in this section the fundamentals of photosensing, color lters, lenses and
microlenses, basic architectures of CCD as well as CMOS image sensors, discussed
the drawbacks and advantages of the dierent approaches and given the lowdown on
some key concepts required for the design and implementation of image sensors.
The following section will make use of all these concepts and ideas to explain who
is doing what in image sensing research and what improvements or innovative ideas
have been brought forth to attain these state-of-the-art image sensors delving into





It goes without saying that adopting the \ostrich approach" is not condonable in
research. One has to be tuned in with past and current trends to circumvent redun-
dancy and curtail errors. After all, one has to
Learn from the mistakes of others. You cannot live long enough to make
them all yourself.
Eleanor Roosevelt
US diplomat and reformer (1884 - 1962)
CMOS image sensors are now the undisputed technology of choice for most consumer
imaging applications encompassing, but not limited to, digital still cameras and cam-
corders. This is mainly due to the fact that they oer a performance rivaling that
of CCDs at lower cost, size and power. This pushes towards the reduction of pixel
size through avant-gardist designs tapering die size. For this, most CMOS image
sensors found in the literature are APSs: they oer better image quality than PPSs
and have fewer transistors than DPSs allowing for smaller pixel sizes with higher FFs.
The standard 3T structure as well as the 4T structures are still used, but researchers
aiming at decreasing pixel pitches have been heading towards common-element struc-
tures ending up with 1.75T or 1.5T (and in some cases 1.25T) pixel structures. APS
structures, however, have a limited frame rate because the analog-to-digital conver-
sions are external to the pixel. So as the resolution increases, the conversion time
increases and the frame rate decreases. Most APS sensors featured in the literature
oer a frame rate varying between 15 and 30 fps - which is not suitable for high speed
applications but is very adequate for consumer applications. Performance parameters
and state-of-the-art CMOS imagers, the imagers of interest in this Master's thesis,
will be discussed in this chapter.
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3.1 Sensitivity and Downscaling
CMOS imagers are competing with CCD ones because of their system-on-a-chip ca-
pability. This goes hand in hand with reduced die size. Evidently, for an image sensor
to have a smaller size, smaller pixels are inevitable. And for CMOS image sensors
to be able to reach pixel sizes as small as those of CCDs that have nearly 100 %
FFs without a dramatic decrease in performance, downscaled CMOS processes with
smaller minimal feature sizes are a must [11]. This does however have its toll on
sensitivity.
Several detector structures have been designed throughout the years with sensi-
tivity improvement in mind. These include the PG, the PPD and TFA (Refer back
to Section 2.1). However, the performance of PGs was left to be desired, making the
PPD and TFA more appealling [11].
Regular diodes, such as drain-substrate or well-substrate ones, from standard
CMOS processes can be used as PDs. To reduce the pixel interference, some CMOS
sensors with bulk PDs make use of vertical overow drains like CCDs. This also
increases the photosensitive area of the pixel [58] with the disadvantage of decreased
responsivity for the red and IR frequencies [59; 60]. However, the QE of PDs is not
very attractive. This is in part due to the fact that the large load capacitance of
PDs decreases the pixel gain and increases the reset noise. This drove some designers
to reduce the size of PDs, but introduce an integration capacitor within the pixel,
hence increasing the gain but degrading the FF [61]. Another limitation of FF is the
collection of photons by insensitive junctions. A means of improving the FF could
be the use of a bigger PD, however this implies a higher capacitance [62]. Furumiya
et al. developed a deep P-Well PD covered with an antireective Si3N4 lm. The
photodiode structure improved sensitivity by 110% and the lm by 24% for 550nm
light [63]. Another interesting method to increase the FF to what they labeled \nearly
100%" was brought forth by Dierickx et al. who basically indirectly increased the FF
by increasing the photosensitive volume (not incident area) of the pixel, by adding a
barrier between the charge-collection volume and the unrelated transistors; hence the
photodiode would collect all the photons incident on the pixel, with the exception of
those collected by the circuitry or reected by the metals [59].
As CMOS technology scales down below 0.35m, process modication becomes
important to counterbalance performance degradation (QE, conversion gain, noise
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etc.) to compensate for shallower junctions, thinner gate oxide, and higher leakage.
The PPD is one such example [56]. Its use decreases dark current.
Another problem that arises with the decrease in technology size is due to the
increase in number of routing layers, which goes with an increase in thickness, inducing
absorption, reection and diraction problems; making it harder for the light to reach
the photosensitive element and requiring better microlenses [11]. A method has been
put forth to counter that, which is Shallow-Trench oxide Isolation (STI) that creates
optical windows in the substrate. Wong et al. demonstrated in 1998 that for a 36%
STI to photosensitive area ratio, an improvement of around 50% in sensitivity was
observed for PDs [64]. However, Lule et al. claim that the shrink in capacitance
favored by this approach cannot fully compensate for the reduction in sensitive area,
keeping PPDs still ahead in the race [11].
Nevertheless, PPD and TFA sensors also face low sensitivity issues due to the
reduction of pixel sizes. Lule et al. claim that PPDs can be advantageous over TFA
for CMOS 0.18m technology for large pixel sizes in the order of 5m  5m, but
still maintained that TFA remains better if pixel sizes keep shrinking [11].
Since the addition of ampliers inside the pixel exerced a limitation on pixel
pitch, researchers resorted to amplier sharing resulting in 1.5T, 1.75T and 2.5T
pixels [65; 66; 67; 68] allowing more space for the photosensitive sites.
Nevertheless, a usually more eective means of improving the FF is the use of
microlenses. These can enhance the FF up to 90%. However, as the dimensions
decrease, the eciency of microlenses is reduced as well [69]. Dimensions have their
toll on sensitivity.
On a slightly dierent note, wavelength sensitivity is also an issue. This was
discussed in Section 2.1. While the usual way of adding color to sensors is placing
color lter arrays on top, Sommer et al. went a step further and made use of the
TFA technology to create a diode with controllable spectral sensitivity to be able to
detect the three primary color signals independently and then read them out of the
pixel in parallel [70].
3.2 Frame Rate
When it comes to high-speed imaging, CCD imagers have not made as much progress
as CMOS imagers if we take into account the maturity of both. CCDs of resolutions
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of 250kPixels have reached a frame rate of 1000 fps [71] after decades of evolution.
However, CMOS started out with high frame rates [72; 73; 74] closing to 1000 fps
with short integration times adequate for fast object tracking [75]. Moreover, a lot of
these sensors operate with low power consumptions like 350mW for 500fps [76].
Parallel acquisition is a key element for high rates. Photobit Corp. has patented
an alternative APS pixel to favor parallel acquisition with integrated analog memory
that they christened SNAP (Shuttered-Node Active Pixel). All charges are integrated
in parallel in pixels, sampled, and stored in per-pixel analog memories. After that,
each row is digitized in turn and read out of the sensor [77]. Pipelining is yet another
method of allowing parallel sensing. Digital data readout must be performed at the
same time as pixel readout and analog-to-digital conversion to minimize crosstalk
between digital signal paths and sensitive analog nodes [71].
The shutter type also has its toll. Two main types of shutters typically exist:
rolling shutters that are activated row by row and are not suitable for high frame
rates that are required for object tracking, since the scene can change, and non-rolling
shutters (or global shutters) that are all activated at the same time.
3.3 Dynamic Range
A higher DR usually requires a greater photosensitive area, a longer integration time,
and a lower noise oor. Several methods have been put forth to extend the DR of
CMOS sensors. These include multiple exposure techniques applied to linear sensors
or logarithmic sensors that are however more sensitive to noise.
Logarithmic sensors (the likes of Chamberlain et al.'s [78]) are characterized by
increased DR, an output proportional to the signal, and random access in space and
time. Nevertheless, they suer from slow response time for low light and from large
FPN degrading the image quality [79; 80; 81; 82]. On the other hand, linear sensors
have better FPN but their DR is more restricted [83; 84; 85; 86]. This has led some
researchers to combine both into one sensor [87; 88; 89; 90; 2; 1].
An interesting native logarithmic pixel sensor was designed by Bermak et al. in
2000 with a FF of 46% in CMOS 0.7m technology. For conventional logarithmic
pixels, the size of the follower is a tradeo between bandwidth and output gain.
However, for a native logarithmic follower, Bermak et al. showed that they were able
to increase both simultaneously. Moreover, the use of native transistors as transfer
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gates lowers the potential barrier for electron transfer due to lower channel doping,
which aids in the transfer of photogenerated charges and decreases image lag [91].
3.4 Noise
An increase in kTC noise (Refer back to Section 2.4.4) is inevitable with the down-
scaling of the integration capacitance with smaller lambda technologies, and CDS,
or an alternative, would become a necessity on every sensor. Some chips use both
CDS to suppress pixel FPN and Double Delta Sampling (DDS) to suppress column
FPN. DDS subtracts voltages from two consecutive reads of each channel [92]. Many
alternative techniques have seen the light of day that can be applied to PPDs and
TFA sensors as well, such as the one put forth by Pain et al. that uses column-based
feedback circuitry [93]. Special resetting techniques to reduce reset noise and image
lag have also been elaborated [94; 95; 96]. The noise is also resolution-dependent. The
greater the resolution and the readout rate, the higher the noise level. CMOS noise
reduction techniques can reduce the readout noise though. If this noise can be made
negligible enough, photon-counting could be achieved in CMOS sensors without re-
quiring photon-electron multiplication. This would require a very precise quantizer to
count the number of electrons. It could be done digitally with a linear high-resolution
ADC [68].
3.5 Digitization and Readout
Several column parallel ADC architectures have been implemented, including single-
slope integration ADCs [97], successive approximation ADCs [98] as well as cyclic ones
[99; 100]. Despite the single-slope integration architecture's good linearity and simple
circuit, it suers from a lengthy conversion time proportional to a factor of 2n for an n-
bit ADC making it less than desirable for high-speed high-resolution sensors, though
not non-existent [101]. Successive approximation ADCs are not always suitable for
high-resolution sensors either. The most suitable ADC architecture, according to
Kawahito et al., for resolutions exceeding 12 bits are cyclic ADCs [68].
Special readout schemes have also been elaborated to work with the reduced sup-
ply voltages of technologies smaller that 0.25m. Xu et al. came up with a Com-
plementary APS (CAPS) capable of operating at voltages below 1V supply while
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maintaining high performance. The CAPS increases the output swing, which is even
more important for lower voltage supplies, by adding a complementary signal path.
Two complementary output signals are produced by each pixel that are then recom-
bined by the column amplier [102].
3.6 Recent CMOS Image Sensors
In the late 1990s and early 2000s, more research was invested into APSs. Variable
resolution sensors were also implemented [103; 104; 105], self-correcting architectures
came to be [106; 107], dierent techniques were tried out such as pixels on SOI sub-
strate [108] and low-light CMOS sensors were manufactured [61; 109; 110]. However,
little research was made on pixel shape optimization [111]. Moreover, new technolo-
gies emerged due to downscaling, the likes of TFA [11]. This section will discuss some
of the latest CMOS imagers found in the literature, and Table 3.1 will summarize
their characteristics for increased readability.
Table 3.1 State-of-the-Art CMOS imagers
Ref Pitch FF fps Resolution DR Architecture Technology
[112] 2m 30% 30 1200x1600 - 1.5T APS 0.15m
[113] 1.75m - 15 3264x2448 63dB 1.75T APS 0.13m
[100] 10m 54.5% 30 664x488 117dB 3T APS 0.25m
[114] 20m - 3500 512x512 60dB 3T APS 0.25m
[115] 7.5m - - - 100dB 4T APS 0.35m
[116] 7.5m - - 64x64 200dB 4T-APS 0.35m
[117] 40m 8.1% - 128x128 120dB 26T Log 0.35m
[118] 15x165m2 80% - 2x256 120dB - 0.35m
[119] 9.4m 15% 10,000 352x288 - 37T DPS 0.18m
[105] 50m 20% - 64x32 90dB >14T-DPS 0.35m
[120] 32x35m2 12.6% var. 128x128 var. DPS 0.35m
[121] 9.4m 24% 72 640x480 90dB 10T DPS 0.25m
[122] 14.7x13.8m2 13.9% 30 64x64 120dB 47T DPS 0.18m
[39] 30x150m2 - 1000 16x5 138dB 3D 34T DPS 0.18m
[38] 15x16m2 95% 30 97x97 DR 3D APS 0.15m
[123] 4.95m - 30 364x294 71dB 4T APS 0.25m
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In 2007, Cho et al. presented a 8.1Mpixel CMOS image sensor with a pixel pitch
of 1.75m using a 1.75T common-element conguration. Each four diodes share one
Floating Diusion (FD) to maximize the active area FF [113]. Kasano et al. reduced
the number of transistors per pixel to 1.5 making the pixels share a readout (detection)
and a reset transistor [112]. Such architectures, however, mean that no additional
circuitry can be integrated within the pixel, implying that the A/D conversions are
external to the pixel, which limits the frame rate.
Some sensors have for main aim achieving a higher DR. Dierent techniques have
been put in place for such a goal. Mase et al. developed an image sensor with a
DR of 117 dB by merging multiple exposures using a 12 bit ADC. However, this was
done using pixel sizes of 10m x 10m [100]. Nevertheless, all this comes with an
increase in the required time for image acquisition and thus a decrease in the frame
rate. The same sensor was modied by this group to achieve a high frame rate of 3500
fps using a higher pixel pitch of 20m. But this also resulted in a drop in DR to 60
dB [114]. Sugawa et al. increased the DR by using an overow capacitor in each pixel
to integrate the overow charges from the diode when it reaches saturation achieving
a DR of 100 dB using a single exposure [115] and a hyper DR extension exceeding
200 dB using a multiple exposure technique [116]. A sensor that stirs a bit of interest
for our application is the vision sensor inspired by the human retina developed by
Lichtsteiner et al. boasting a 120dB DR that responds to light intensity changes in
less than 100s [117]. Posch et al. modied that sensor to create a dual-line temporal
contrast vision sensor for high-speed machine vision applications and a DR superior
to 120 dB, but a pixel size of 15m x 165m with a FF of 80% [118]. Sakakibara et al.
took a dierent approach by adaptively varying the gain by means of a comparator
in each column noise cancelling amplier to prevent pixels from saturating at higher
output levels, hence increasing the DR [123].
In an aim to increase frame rate, Kleinfelder et al. deviated from the very popular
APS structure to the DPS structure which features in-pixel A/D conversions. This
does however induce an increase in pixel pitch and decrease in FF due to the consid-
erable number of transistors per pixel. Nevertheless, a frame rate exceeding 10,000fps
was achieved [119].
Bermak et al. published a DPS prototype in early 2006 that oered programmable
coding (4 or 8 bits) and spatial resolution using a Pulse-Width Modulation (PWM)
technique with a DR of 90dB, but a pixel pitch of 50m [105]. One of their most recent
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prototypes published in 2007 features a variable reference time domain encoding DPS,
with an 8-bit in-pixel memory using the same CMOS process. The pixel size was of
32m x 35m [120].
Lai et al. published a DPS with clock count output and an amplied logarithmic
output response similar to the light response of the human eye with a pixel that can
operate at a supply voltage as low as 1.2V without aecting its output characteristics
[121].
Shi et al. presented a DPS with exponential multiple sampling and variable re-
set voltage to enhance the DR with a 64 x 64 pixel array and a simulated power
consumption of 2.7mW at video rate [122].
Another new trend in CMOS image sensors is 3D integration. Several 3D-IC
image sensor architectures have been put forth. The layers are connected together
with vias. This reduces the overall area of the sensor and minimizes parasitics as well
by shortening traces. Kavusi et al. brought forth a prototype using a 0.18m process
comprising a 16 x 5 pixel array with a DR of 138 dB and capable of attaining a frame
rate of 1000 fps with a pixel power consumption of 25.5W [39].
Fu et al. have put forth an image sensor using 3D integrated 0.15m CMOS. The
APS featured a matrix of 97 x 97 pixels, with dimensions of 15m x 16m with a FF
of 95% and an analog output voltage ranging between 0 and 1V [38].
3.7 Conclusion
The physics of silicon is identical for both CCD and CMOS image sensors. Ideally, one
should be able to reach the same levels of dark current, QE, and lag performance as
long as the CMOS process is optimized. Rhodes et al. claim that CMOS performance
can rival that of CCDs down to a pixel pitch of 3.2m and that dark current on CMOS
imagers is improving but still requires a push to match CCDs' 30 years of maturity
[124]. Recent CCD research emphasis has been placed on electronic shutters, low
power consumption and simplied voltage supply and clocking. When it comes to
power consumption, CCD sensors typically consume several Watts [125] while CMOS
ones consume in the order of tens of milliwatts of power [126]. CMOS sensors have
the advantage of low power consumption, low supply voltage, low cost, compatibility
with CMOS technology, being apt for miniaturisation, suitable for random access,
windowing, high speed operation and do not suer from antiblooming nor smearing.
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However, they are more prone to noise, hence reducing the sensitivity. They also
have a lower ll-factor since the pixel incorporates circuitry. Sensors integrating both
CCD and CMOS have been ventured into [127; 128] but have not been deemed fruitful








The initial incentive behind favoring a CMOS image sensor for our application versus a
CCD one was the availability of the technology. Nevertheless, several other advantages
pertaining to our application exist and tilt the balance yet again towards CMOS. The
use of CMOS provides more leeway to adding image processing to our system, either
by integrating it inside the image sensor chip creating a System-on-Chip (SoC), or
by using 3D-ICs with an image processing layer, or by 3D-packaging a sensor chip
with an image processing one or even by simply having several chips on the same
Printed Circuit Board (PCB) communicating together - a CMOS chip is an easier
load to drive than a CCD one. Another important feature is lower power consumption
which is mandatory for portable applications the likes of Cortivision. Moreover, the
required image processing to generate a 3D image adequate for stimulating the visual
cortex necessitates grabbing several frames to generate a single image, which calls
for a frame rate superior to 400 fps. This is easier to achieve using a CMOS imager.
This latter requirement also backs up the incentive to opt for a Digital Pixel Sensor
(DPS) architecture that allows in-pixel Analog-to-Digital conversions speeding up
image acquisition. The extended binning ability is another characteristic of CMOS
imagers that can be useful. Therefore, in the case where a decrease in resolution
can be aorded, sensitivity can be increased by combining several pixels to form one
pixel. This would of course require additional circuitry or external processing for the
time being, but could be at a later time integrated either in the analog part or in
the digital controller part of the system. A nal advantage of CMOS imagers is the
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ability of having several taps which can be a plus in multiplexing output data.
4.2 Why a Digital Pixel Sensor?
The high frame rate required by the Cortivision application rendered the choice of
a highly-parallelized architecture particularly appealing. This made the DPS (which
has pixel-level A/D conversion) get a head-start over the APS. This, however, implied
a smaller Fill-Factor (FF) due to the greater number of transistors per pixel, which
in turn addresses a blow to sensitivity. In short, a bigger pixel pitch is required to
have the same light performance as an APS. Some ways around that include the
optimization of the architecture to reduce the number of transistors, adopting an
ecient layout (placement and routing) scheme and employing newer technologies
with reduced feature size - like the CMOS 90nm technology that is the technology of
choice for this Master's Thesis.
4.3 Why the CMOS 90nm Technology?
Many particularities inherent to the CMOS 90nm technology back up the choice to
adopt it for the implementation of the Cortivision image sensor. These include, but
are not limited to, reduced feature size (hence reduced area) and the novelty of this
technology in image sensor research. This is while bearing in mind that smaller
technologies (even 65nm) are being used by the image sensor industry, but are yet
to appear in academic research mainly due to the higher cost of these, decreased
availability and design overhead. Moreover, industrial research is in its greater part
condential and not accessible to scholars.
Pixel pitch is one of the parameters that can vary immensely with the technology.
The use of the CMOS 90nm technology for this work enables further reduction of the
size of the pixel. Nevertheless, one has to be aware of the fact that minimal dimensions
are not solely dictated by the most recent CMOS technology; optical limitations have
to be taken into account as well. Dierickx et al. had estimated this size to range
between 3m and 5m [44]. Such smaller pixel sizes almost necessarily require the
use of microlenses to increase the eective FF and, consequently, the sensitivity of the
sensor. So basically, the reduced feature size should be taken advantage of to reduce
the size of the pixel without, nonetheless, reducing the photosensitive area.
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The reduced feature size of newer technologies is also accompanied by a greater
number of metal layers; a characteristic that oers the possibility of a greater capac-
itance density [55] - which could be an advantage if proper design considerations are
used, yet putting forth setbacks or hindrances some cases. It should be also noted
that using the additional layers available to the CMOS 90nm technology as compared
to the 0.18m ones around the photosensitive area could make it harder for the light
to reach the silicon.
The reduction in overall chip area possible with the CMOS 90nm technology
has its own appeal to us, even if the Pixel Pitch is not reduced. The Cortivision
application requires on-chip processing. Reduced feature-size allows the integration of
additional transistors inside the pixel as well as integrating other on-chip (out-of-pixel)
processing circuitry. So basically, the nal version of this image sensor prototype
would have most of its clocking circuitry integrated on-chip (instead of having to use
a complex External Controller PCB with a VHDL state-machine). The gain in area
would become even more substantial at that point. Added to that that the supply
voltages used by CMOS 90nm (1V/2.5V in our case) are lower than those used in the
CMOS 0.18m technology (1.8V/3.3V) - which gives the possibility of reduced power
consumption. Table 4.1 shows a brief comparison of the advantages/disadvantages
considered.
4.4 Pixel Architecture
The pixel featured in this work is divided into four major parts: the photosensitive
element, the photosensing circuit, the ADC and the digital memory. Each of these
will be thoroughly described and discussed.
4.4.1 Photosensitive Element
Dierent types of photosensitive elements have been discussed in Chapters 1 and 2.
To recapitulate, PTs oer higher gain which allows higher signal levels, but which
also renders them more sensitive to process variations between transistors. This leads
to an increase in FPN compared to PDs. PGs have a lower capacitance than PDs
and are the same for both CMOS and CCD processes. Since charges are collected
underneath the gate, current leakage is minimal. They are, however, better adapted
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Table 4.1 Comparison between CMOS 90nm and CMOS 0.18m Technologies
CMOS 90nm CMOS 0.18m
+ Smaller Feature Size - Larger Feature Size
+ Greater Number of Layers (Routing) - Fewer Number of Layers (Routing)
- Greater Number of Layers (Shading) + Fewer Number of Layers (Shading)
+/- Greater Number of Layers (Capac-
itance)
-/+ Greater Number of Layers (Capac-
itance)
- Higher Leakage + Lower Leakage
+ Higher Fill-Factor - Smaller Fill-Factor
+ Lower Supply Voltages - Higher Supply Voltages
+ Less Power Consumption - More Power Consumption
+ More integrated electronics in same
area
- Less integrated electronics in same
area
+ Newer technology (obsoleteness) - Older technology (obsoleteness)
- Probably requires microlenses +/- Might require microlenses
- Probably requires process modica-
tion
+/- Might require process modication
to CCD processes that allow less spacing between the PG and TG wells, hence im-
proving charge transfer. Another disadvantage lies in the fact that light needs to
traverse the PG to reach the substrate. This results in a decrease in QE that is
particularly noticeable for the blue spectrum. It is also worthwhile to note that the
lower capacitance of the PG with respect to the PD does imply a higher conversion
gain, which in turn means a higher signal level; nevertheless, the use of PGs entails
a decrease in FF which decreases the signal level beneath that of a PD to the point
that the PD would result in a better SNR despite having a higher noise level. The
TFA process does provide better light absorption compared to a standard silicon pro-
cess and the PDs in that case are placed on top of the pixel matrix resulting in a
near-100% FF eliminating the requirement for microlenses. The TFA process permits
excellent pixel isolation, hence reducing crosstalk, is perfectly CMOS compatible and
has the advantages of the CMOS process the likes of high per-pixel transistor count
and reduced power consumption. As for PPDs, they are usually less prone to current
leakage than PDs and oer better QE than both PDs and PGs. Nevertheless, they
call for two additional masks which makes a high market demand key to making it
worthwhile. In spite of everything, the use of PDs is the best option with the stan-
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dard CMOS process oered by the Canadian Microelectronics Corporation (CMC) -
keeping in mind that we are taking high risks using such an implementation with the
CMOS 90nm technology which is not recommended. It would be less eective than
PPDs, especially when it comes to image lag and ghosting, but would still do the job
for a prototype such as the one required by this Master's Thesis. PDs, despite being
less attractive than PPDs, are still used in middle-end industrial cameras to reduce
the cost induced by the necessity of having additional masking layers. It is, however,
interesting to note that if performance and sensitivity do turn out to be an issue,
the same pixel circuit could be migrated to a TFA process. We will now focus the
remainder of the discussion on PDs, their functioning, and modeling.
Having settled for a PD implementation, our CMOS process of interest is an N-
Well/P-Substrate process. It allows for the use of n+/p-substrate, p+/n-well and
n-well/p-substrate PDs. The rst type, shown in Figure 4.1(a), suers from more
parasitic coupling, leakage and crosstalk because it is not isolated. It does boast the
advantage of higher sensitivity though. The second type, featured in Figure 4.1(b),
allows the isolation of each pixel in its own well, reducing parasitic coupling and
routing unwanted charges to the supply; thereby reducing leakage and crosstalk. The
(a) n+/p-substrate (b) p+/n-well
(c) n-well/p-substrate
Figure 4.1 Photodiode Implementations (Note that the diodes are represented here
in reverse-biased conguration)
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use of this type of PD does, however, entail a reduction in sensitivity [129]. The
third conguration, shown in Figure 4.1(c), will result in a better QE as compared
to the other two due to its deeper larger junction, knowing that the photons are
absorbed in the PN depletion junction. This is an important parameter for reduced
pixel area which reduces the FF making sensitivity an important issue - particularly
if microlenses are not available. This option has been opted for, keeping in mind that
there is a very important leakage versus sensitivity compromise that might resurface
to become an issue.
A PD can be operated in reverse-biased (Photoconductive) mode (Figure 4.2(a))
or unbiased (Photovoltaic) mode (Figure 4.2(b)). On one hand, the photovoltaic
mode of operation is preferred for low-frequency (up to 350 kHz) ultra-low light-level
applications. They are also less prone to variations in responsivity over temperature.
The photoconductive mode, on the other hand, is favored in the case where response
speed and linearity are crucial. It permits an increase in the width of the depletion
region, and hence a decrease in junction capacitance. It does however have a negative









Figure 4.2 Photodiode Biasing Congurations
For this, the anode is grounded and the cathode is reset to a high voltage before
the start of integration. The incident photons induce a current proportional to the
light intensity. Hence, the voltage drop across the PD would constitute an indicator
of light intensity. The ideal voltage variation is a function of irradiance (light power)








where:  is the light wavelength in m,
P is the light power in Watts,
 is the QE,
CPD is the diode capacitance in F=cm
2,
and 1:2 incorporates several constants.
This equation clearly indicates that the PD is less sensitive to wavelengths in the
lower end of the spectrum (e.g. blues) and more sensitive to those in the higher end
(e.g. reds and IRs). Ideally, the size of the PD has no eect. In practice, however,
an increase in area leads to an increase in capacitance. This decreases the sensitivity
and aects the linearity of the variation in voltage across the PD. A larger perimeter,
however, means a larger junction, which means that more photons could be collected.
This could make it advantageous to reduce the area of the PD without a corresponding
reduction in perimeter. This can be achieved by adding transistors or contacts inside
the PD. But the increase in perimeter could also be accompanied by an increase in
dark-current [131]. A design compromise needs to be made.
A PD model was used based on [132] to be able to simulate the circuit. The
model consists of a diode, a shunt resistor, a series resistor and a capacitor. For
an ideal PD, the shunt resistance is innite, and the series resistance is negligible.
The capacitance reects the area of the PD. A current source is used to model the
photocurrent. Figure 4.3 shows the conguration used.
Figure 4.3 Photodiode Model
4.4.2 Photosensing Circuit
The photosensing circuit consists of the PD reset and biasing transistors, the shutter
and the in-pixel amplier. It is implemented using thick oxide transistors to reduce
leakage. The circuit is shown in Figure 4.4.
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Figure 4.4 Pixel Photosensing Circuit
The PD basically acts as a capacitor that is discharged by the photons hitting it.
The greater the light intensity, the faster the discharge (i.e. the higher the discharge
rate). Therefore, the PD needs to be initially charged to a certain potential, which is
why it is required to reset it to a certain voltage, termed VRST hereafter.
A typical reset circuit consists of a single NFET with a constant (or controllable)
voltage applied to one of its terminals, the PD connected to the other and the reset
signal controlling its gate. A variant to this was used, since the sensor at hand
is supposed to operate in several modes - including linear and logarithmic - so an
exclusively hard reset would not provide this possibility. This is why an additional
transistor was added to the reset/PD voltage biasing circuit.
The circuit for this particular architecture consists of two transistors connected in
parallel: an NFET and a PFET, both connected on one end to a constant, control-
lable, voltage source, and on the other to the PD. The NFET is required to operate
the pixel in logarithmic mode. This is done by applying a constant voltage to its
gate to force it to operate in the weak inversion region. This would cause the current
generated by the PD to have a logarithmic behavior - hence the term logarithmic
mode.
This approach has the advantage of being time-independent (the current is con-
stantly generated, and no reset of the PD is required since the NFET is always
supplying a voltage) so the value of the pixel can be read at any time. Another
advantage, is that the DR is increased since the linear response is traded in for a
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logarithmic one. A disadvantage, however, of this mode of operation is its sensitivity
to noise, and of course the tradeo of linearity which might be a requirement for
certain applications - which is why we oer this mode as an option to our sensor and
not as an exclusive method of operation. The NFET from the \typical" architecture
was traded in for a PFET to conduct a better hard reset of the PD in the linear mode
of operation [133].
Shutter and Leakage Compensation
A typical shutter consists of an NFET transistor. It can in some cases be boosted
up to a CMOS transmission gate for better conductivity. However, a problem with
all such shutters is leakage. This occurs when the PD voltage becomes negative,
and a shutter that is supposed to be o (not conducting) will conduct, rendering
the results erroneous. A quick x to this problem would be resetting the PD while
the shutter is supposed to be non-conducting. This would prevent the voltage from
draining too much - and thus from becoming negative. A problem with that x is
that the PD integration and readout of the pixel would no longer have the possibility
of being done in parallel - so the pixel rate would decrease, hence decreasing the
frame rate. Another x, would be applying a constant oset voltage to the PD which
would raise its minimum voltage to slightly above zero. This can be achieved with no
additional circuitry since shutter leakage is an issue only in the linear mode - and not
in the logarithmic mode- since in the latter mode, the shutter is always conducting
and pixel access is time-independent. Therefore, the NFET transistor is typically o
(not conducting) when operating in linear mode. A x to that would be to give a
certain biasing gate voltage to the NFET transistor while operating in linear mode.
This would apply a constant oset voltage to the PD, preventing its potential from
dropping below zero. However, the voltage applied to the gate is not as substantial as
the full 2.5V applied during logarithmic mode operation. Of course, such a x would
aect the linearity of the sensor. This is why it is to be used only with the concurrent
integration-readout mode, and to be dispensed of during non-concurrent mode. The
compromise would therefore be: good linearity and lower pixel rate versus slightly
modied linearity and higher pixel rate.
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In-Pixel Amplier
The in-pixel amplier is typically a source follower in an APS or DPS. This is the case
for this architecture as well, except for a twist that allows the output of the follower
to be biased by a current source. So the follower consists of two NFETs: the rst
being the follower, with its gate connected to the PD output via the shutter, and one
terminal connected to a constant voltage source (the supply) and the other connected
to the output to be fed into a comparator. This same output node is connected
to another NFET transistor that is actually part of a current mirror. The other
half of this current mirror is located outside the pixel and is shared by pixels. This
biasing is required to control the output voltage swing of the photosensitive circuit
since this part of the pixel circuit is implemented using thick oxide 2.5V transistors to
minimize leakage, while the remaining part of the pixel circuit (the ADC and memory)
are implemented in regular 1V transistors to minimize power consumption. This also
allows the output of the follower to take on values between 0 and 1V - which covers
the whole input dynamic range of the ADC. In the case where all the circuit was
implemented with the same type of transistors, the maximum output of the follower
would not have been capable of attaining the maximum voltage of 2.5V due to the
inevitable voltage drop across the NFET, which would have as a consequence the
result of decreasing the DR of the sensor.
4.4.3 In-Pixel Analog-to-Digital Converter
As mentioned in the previous subsection, the ADC is implemented using 1V transis-
tors. It is also required to be able to dierentiate between 256 dierent shades of gray
which dictates a minimum precision of 8-bits. The image processing also requires the
capture of 20 frames per image while having an image rate of at least 20 images per
second to rival the response of the human eye. This means that the DPS is required
to operate at a rate of at least 400 frames/sec (fps) a^ which in turn dictates the
frequency of operation of the comparator.
Several ADC architectures are typically used in DPSs. An ADC - to be contained
inside a single pixel - is basically a comparator. These comparator architectures
include dierential input architectures and switched-capacitor architectures. The for-
mer are usually better favored since they do not have the requirement for a capacitor
- which takes up a substantial amount of area in a chip layout - particularly in the
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case where linearity is sought after and a Metal-Insulator-Metal (MiM) capacitor is
required. This requires process adaptation (extra masks) which means an increase
in cost but provides a higher capacitance for a given area and better linearity. Nev-
ertheless, such a capacitor cannot accommodate any circuitry underneath it despite
the fact of having unused metal layers beneath it (a design rule constraint). Which
is why the dierential type comparator is the most widespread. However, part of our
image processing requires subtracting two consecutive images. A switched-capacitor
comparator provides us with the ability to do so in the analog domain even before
having to read out the pixel. This speeds up the image processing tremendously
(and is the basis for our dierential mode of operation). However, this is not easy to
achieve with a dierential input comparator since a storage node would have to be
added, which is nothing but a capacitance - which would revoke the initial reason for
preferring such a comparator.
Such an implementation was done and simulated in Cadence, and the simulation
results were compared with those of a switched-capacitor implementation. It is im-
portant to note that this comparison was done using the CMOS 01.8m technology
and that corner simulations have been performed. Both topologies were operated with
frequencies of 0.333MHz (1 / 3s). This exceeded by far the requirements of 400fps
for the proper functioning of the DPS. The switched-capacitance comparator used a
capacitance of 5fF. It was a clocked comparator with three clocking signals and their
inverses plus an additional validation signal for borderline cases. The oset obtained
was of 4:23mV . The dierential-input comparator had an added an analog memory
with a capacitance of 7fF to allow for the comparison of two consecutive pixel voltages
(which is intrinsic to the topology of the former comparator type). The oset in this
case was of 6:01mV which, while still being less than the 7:03mV upper limit required
for an 8-bit precision, was still greater than that of the switched-capacitor topology.
However, the dierential comparator required two clocks which were operated less
frequently thus minimizing the possibility of clock feedthrough especially in the nor-
mal operating mode where one of them is operated only once to set the mode and the
other is not used. The dierential comparator also required two biasing voltages. In
short, the switched-capacitor comparator gave a better oset at the expense of more
clocking signals with a non-escapable reliance on a capacitor for comparisons. On
the other hand, the dierential comparator gave a greater, but still acceptable, oset
while using less control signals and less clocking with its sole reliance on capacitance
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being in the mode that requires the comparison of two consecutive voltages of the
pixel. Nevertheless, minimizing oset and silicon area being some of the top objec-
tives, the results were in favor of the switched-capacitor architecture that required
a smaller capacitance and hence had a smaller area. More details can be found in
Appendix C.
Comparator Architecture: Switched-Capacitor
The nal topology adopted for this thesis is the switched-capacitor one, but imple-
mented in the CMOS 90nm technology. The circuit had to be revised and reoptimized
to that avail. The nal circuit schematic is featured in Figure 4.5.
Figure 4.5 Switched-Capacitor Comparator Architecture (CMOS 90nm)
The photosensing circuit in each pixel converts the photocurrent into a voltage.
This voltage is fed into the comparator that latches an equivalent digital value into an
8-bit memory. The other input to the comparator is an analog 1kHz ramp going from
0 to 1V generated by an external digital-to-analog converter (DAC). The clocking
signals operate at a frequency of 256 kHz resulting in 256 comparisons per ramp
period to select the appropriate level of gray which is done by latching the equivalent
digital value of the ramp into the per-pixel memory. Large-length NMOS transistors
were used at the input to decrease charge injection and clock feedthrough and achieve
the required oset. This also eliminated the need to route the complement signals
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of Phi1 and Phi2 into each pixel as compared to transmission gates. Moreover, the
greater number of layers in the 90nm technology also allowed us to have a greater
value for our capacitor in a more restricted area, and the transistor sizes had to be
reoptimized. It has a single input node that is connected to a capacitor. VPIXEL
and VRAMP are applied to the input node one after the other by activating Phi1 and
Phi2 respectively. The initial voltage across the capacitor is at the metastable value
of VDD
2
. VPIXEL is then applied giving a voltage drop of VPIXEL   VDD2 . After that
VRAMP is applied leaving us with a voltage of VRAMP   VPIXEL + VDD2 . This means
that the capacitor subtracts the two input voltages and then decides which is greater.
If VPIXEL is less, VCMP would oscillate between ground and the metastable value.
In the opposite case, VCMP would oscillate between the metastable value and VDD.
The validate signal has been added to force the output value in limiting cases to a
valid value. The nal inverter has been added to make sure that the output to the
memory, VOUT , is always a valid digital value.
The top plate of the capacitor is connected to the comparator since it is deemed
more sensitive than the inputs. The signal Phi1ADV is a slightly advanced version of
the signal Phi1 to limit the eect of charge injection to the closing of switch Phi1ADV .
A dummy transistor is added next to the Phi1ADV transistor having half its width
to absorb the injected charges. For the mode of operation particular to our DPS
requiring the comparison of two consecutive pixel values, VPIXEL is applied twice in
a row to the input by activating Phi1 twice instead of activating Phi2. The resultant
output would indicate which capture was darker.
A digital state controller was implemented in verilog to generate the clocking
signals Phi1, Phi1, Phi1ADV , Phi1ADV , Phi2, Phi2 and validate.
Capacitor Design
The choice of capacitor design is mainly a compromise between area, linearity and
the ability of adding active components underneath it. Four types of capacitors can
be considered: Poly-Insulator-Gate capacitors, Metal-Metal capacitors, transistors
connected in a capacitor conguration and Metal-Insulator-Metal (MiM) capacitors.
Also, newer technologies put forth smaller feature sizes and a greater number of metal
layers. This allows for a greater capacitance density [55].
Poly capacitors were disregarded because it is impossible to have transistors (which
also require poly) in the same area. And since the chip is an image sensor, a pixel
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is required to have the smallest possible area, and this would substantially increase
the area. Moreover, they have a parasitic capacitance to ground that can reach 18%
while MOS capacitors can have a parasitic capacitance ranging between 2 and 20%
depending on the design. [55].
A transistor in a capacitor conguration (source and drain shorted) gives a good
capacitance per area ratio, but gives a non-linear output. This conguration results
in VDS = 0V and a capacitance C = CGS that varies depending on the region of
operation of the transistor. Capacitors that utilize the MOSFET gate oxide have
the highest capacitance density that can exceed 6fF=m2 with recent technologies.
However, they have a non-linear response with temperature uctuations and face a
tradeo between the gate oxide thickness and the breakdown voltage [55].
If a good linear response is required, the MiM-Cap technology is very appealing.
Nevertheless, it oers a capacitance density of around 1fF=m2 which is much less
than that of a transistor capacitor. Design rules also forbid the insertion of transis-
tors underneath a MiM-Cap [134], so using a transistor-capacitor might be a more
area-saving option; not to mention that MiM-Caps require special processing steps.
Nevertheless, with temperature variations, the MiM-Cap provides us with a linear
response.
Metal-Metal capacitors have good temperature characteristics as well (linearity),
but the absolute value of the capacitance is dicult to control. They also require a
large area depending on COX . The capacitance is basically made up of three compo-
nents [55]:
 Vertical Fields: Parallel-Plate Capacitance between two conductors on dierent
metal layers
 Horizontal Fields: Parallel-Plate Capacitance between two conductors on the
same metal layer
 Fringe Fields: Fringe Capacitance
The further the metal layers from the substrate, the less the parasitic capacitance
to ground. Nevertheless, this comes at a decrease in capacitance density. Also, the
use of narrower ngers and spacings increases the capacitance, but at an increase in
resistance. The location and frequency of vias also aects the resistance. The voltage
withstand ability of the capacitor also decreases with the reduction in dimensions
[55].
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4.4.4 In-Pixel Digital Memory
An 8-bit memory is integrated inside each pixel. The initial design that was imple-
mented using the CMOS 0.18m technology made use of a 3T architecture as shown
in Figure 4.6. This architecture requires careful design because it is very susceptible
to leakage. Also, the memory in 0.18m could hold the value for a limited amount of
time and was operated with destructive readout. Despite that it could function for
our application and required a reduced number of transistors.
Figure 4.6 3T 1-bit Memory Cell
The attempts at reimplementing this architecture in CMOS 90nm technology were
fruitless. The leakage was too high, and simply opening the gate after writing the
value caused the value to be drained. There was nothing stored to be read. The only
solution to implement this architecture was to increase the capacitance of the storage
node by adding a capacitance, and this led to a huge increase in memory size. This
made this memory architecture lose its appeal.
A more standard and simpler memory cell was reverted to using a 5T architecture
that is refreshable, shown in Figure 4.7. This architecture has the disadvantage of
having an increased number of transistors that increases the area required in the pixel,
and that it requires both NFETs and PFETs. The requirement for PFETs means the
addition of an NWELL. The photodiode also has an NWELL. The design rules force
a minimum spacing between the wells, which adds more constraints to the placement
and routing of the pixel.
The way the memory functions is by either writing the content of the bus to
the memory or by writing the content of the memory to the bus. The comparator
generates the Memory Enable (MemEn) signal that shorts the memory content with
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Figure 4.7 5T-Memory Cell Architecture
the bus. When comparing, the memory is initially reset to zero by setting a zero
value on the bus. The bus is then disconnected (set to high impedance) when the
time comes to read from memory. The bus is an 8-bit bus that is connected to buers
to be able to read out the values from the chip and to avoid loads at the output of
the chip from aecting the bus.
1V transistors were chosen for the memory to take advantage of both the reduced
area and power consumption. The disadvantage of these with respect to thick oxide
transistors is the increased leakage. Nevertheless, the use of thick oxide transistors
for the digital memory would have forgone the utility of reducing the technology size,
and the comparator that is implemented with 1V transistors as well would not have
been an adequate input stage to the memory without a workaround.
4.5 Modes of Operation
The image sensor supports several modes of operation to support the dierent image
processing modes required by the image processing module in the Cortivision project.
Four modes of operation were implemented.
 A standard linear integration mode of operation.
 A linear integration mode of operation with multiple exposures
 A logarithmic mode of operation
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 A dierential (or dierence) mode of operation
A discussion follows about each of these modes.
4.5.1 Single-Exposure Linear Integration
This is the standard mode of operation of the sensor. It has an average DR, and
relatively high readout rate. It is not very susceptible to noise.
For this mode of operation, a low signal is applied to the gate of M1 (to disable
it) and the PFET M0 is used as reset transistor for the PD. This is done by giving
a low pulse before the start of integration which applies the PD reset voltage VRST
to the PD charging it. M0 is then set to high, and the PD is left to integrate.
That is, the light incident on the PD would generate a photocurrent IPD that would
discharge the PD at a dierent rate depending on the intensity. The shutter (M2 and
M3) does not conduct at rst. After a certain programmable integration time, the
shutter is operated to conduct, and the follower (M4 and M5) gives a voltage output
proportional to the light intensity. The output of the follower goes into the comparator
that would compare it to a ramp signal VRAMP going from 0 to 1V generated outside
the chip. 256 comparisons (28) will take place to be able to discretize the output of
the follower into an 8-bit digital value. The 8-bit digital value of the ramp signal is
also fed into the chip on the 8-bit bus connected to the memory. This value is latched
into the 8-bit memory every time the comparator nds that the follower voltage still
has not reached the ramp voltage. When the voltages are equal or greater, the value
is no longer latched (the MemEn signal given by the comparator no longer latches
the memory), so the old value is retained.
This mode has two avors: non-concurrent (shown in Figure 4.8) and concurrent
(Figure 4.9) where integration and readout can overlap. Shutter leakage is observed
in the latter case, as discussed previously in Section 4.4.2.
4.5.2 Multiple-Exposure Linear Integration
The multiple exposure mode is an extension of the linear integration one. The sensing
circuit operates in the same manner, and so does the comparator, except that the
control signals are dierent. The ramp voltage is only ramped from half its value
(0.5V) to 1V to be able to latch a value only for the pixels that have reached half the
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Figure 4.8 Linear Integration Mode Non-Concurrent Clocking Signals
Figure 4.9 Linear Integration Mode Concurrent Clocking Signals
voltage DR. The shutter is activated at a programmable time T for the rst iteration
and the output compared to the ramp. This is then repeated at times 2T, 4T, ...,
2kT to achieve a oating point representation where k is chosen depending on the
required extension in DR that would be increased by a factor of 2k.
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Figure 4.10 Multiple Exposure
4.5.3 Enhanced Dynamic Range Logarithmic
For this mode of operation, the gate of M0 is set to a high voltage (to disable it) and
the NFET M1 is used to bias the PD. This is done by placing a high voltage at the
gate of this transistor which would force it to operate in the weak inversion region.
This would cause the photocurrent to vary logarithmically, and the voltage output
from the follower to abide by the following equation [90]:








is the thermal voltage (the voltage a single charge falls through to pick up
the thermal energy kT ) and I0 is a constant.
The PD no longer needs to be reset because a constant voltage is continuously
applied to it. The voltage output is compared to a ramp as for the linear integration
mode, except that the absence of integration time allows the pixel to be read out at
any time. The shutter is always conducting as well. This mode of operation increases
the DR, but is sensitive to noise, which decreases the SNR, and again impacts the
DR. The voltage swing is reduced as well. Logarithmic pixels are also more sensitive
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Figure 4.11 Logarithmic Mode
to pixel parameter variations introduced during fabrication. This gives rise to a
considerable xed pattern noise (FPN) [80].
4.5.4 High-Speed Dierential
For this mode, the ramp input is no longer used. The follower output is compared to
a delayed version of itself to achieve a binary value. The memory is initialized to 0,
and the value of the pixel is compared to the previous value of itself resulting in \0000
0000" or \1111 1111". This would end up giving a binary image that is useful for
Cortivision's 3D image processing module that requires subtracting two consecutive
scenes with inverse light patterns projected on them. More details concerning that
can be found in Doljanu's work [135; 136].
4.6 Overall Architecture Overview
The overall architecture of the proposed DPS is shown in Figure 4.13. One row
is selected at a time, and the 8-bit digital values stored in the memories of the
corresponding pixels are transferred to a shift register for readout. The row select
circuitry is made up of a shift register (as compared to a decoder) to decrease the
number of inputs, and thus pads, required. The control signals are generated by an
external VHDL digital controller as well as some analog circuitry. Control of the
shift registers allows the selection of a subset of the matrix for readout, decreasing
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Figure 4.12 Dierential Mode Clocking Signals
the resolution as well as the readout time and hence increasing the frequency of
operation. A common digital to analog converter (DAC) external to the chip delivers
a reference voltage (usually a ramp) to the comparators within each pixel to convert
the photocurrent into a digital value.
Figure 4.13 Overall Image Sensor Chip Architecture
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4.7 External Controller
Since the chip requires external clocking signals and biasing, a PCB is required. The
external controller was designed to be exible and to accommodate this chip and give
enough leeway to be reused in any eventual designs using similar packages of an image
sensor chip or of any other chip with the same package that requires external control.
The external controller comprises several modules: an FPGA board to supply
the digital clocking signals, and a custom-made PCB to supply biasing, analog, and
power signals alongside with any other required nuances, and a computer to visualize
the output of the chip.
This, however, does pertain to an ideal case. In reality, several intermediate
strategies were devised. A logic analyzer was used to supply and to probe signals, as
well as an oscilloscope, a ramp generator, and a frequency generator.
The ideal setup aimed at is shown in Figure 4.14. More details can be found in
Appendix B.
Figure 4.14 Ideal Overall Test Setup
4.8 Conclusion
The schematic design of the chip was discussed, detailing the dierent parts of the
pixel (photodiode, image sensing circuit, ADC and memory), and the overall chip
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conguration was overviewed. Tradeos were discussed, decisions were justied, and
risks were laid down. The nal pixel uses a photodiode, switched-capacitor com-
parator, 5T-memory and the readout circuit replaces a conventional decoder by a
shift-register to minimize the required number of pads.
The test setup design was also described, and the details of the Printed Circuit
Board to be used to that avail were put forth as well as its schematic. The require-
ments for the components were stated, and the choices were justied. The exibility
of the designed was also emphasized, as well as its versatility if debugging is required






The implementation of this work is divided into several parts: the ASIC, the PCB
and the VHDL Controller. Each of these will be discussed alongside with the im-
plementation considerations that were taken into account. Simulation results will be
presented, and measurements where applicable.
5.1 ASIC Implementation
The image sensor chip was implemented using Cadence and Spectre in the CMOS
90nm technology. The circuits were initially implemented and simulated as schemat-
ics, parts were modeled using Verilog-A, the digital controller was modeled using
Verilog to be able to interface it with the transistor circuit, and nally the layout was
drawn, post-layout simulations were conducted and the circuit was modied where
required to compensate for the additional parasitics that came to be. Transistor sizes
were optimized to obtain an adequate response, decrease the oset of the comparator,
and make sure the memory is able to store a value for an appropriate length of time.
Minimal dimensions and optimal layout being key for image sensor design, the layout
was optimized to be compact and to avoid unnecessary spaces.
One thing that became an issue was the design rules forcing a minimum spacing
between N-Wells. The design had to be carefully manipulated so that tiling the pixels
next to each other did not create any DRC violations among the PD well, thick oxide
reset PMOS transistor well, and memory PMOS transistors wells. Figure 5.1 shows
the layout for a single pixel.
Each pixel also requires a substantial amount of clocking and supply signals to
be routed in, as well as data buses to be routed in (Digital Ramp) and out (Memory
Content Readout). Manually routing pixels one by one is cumbersome, and next to
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Figure 5.1 Pixel Layout
impossible with the exponential increase in the size of the matrix with the increase in
resolution. To avoid that, the pixel layout was carefully designed so that the signal
wires passing through the array would be connected simply by aligning the pixels
next to each other.
As for the capacitor, several architectures were implemented in layout, extracted,
and compared. The details may be found in Appendix A. Our technology of choice
being the CMOS 90nm technology, seven metal layers are oered. Layers M1 and
M2 were used for connecting the pixel circuit. Layers M3 and M4 were used to route
the signals in and out of the pixel. This left us with layers M5 through M7 to be
used to form a capacitor. Layer M5 was used as a plate to decrease the inuence on
the circuitry underneath and was connected to the less sensitive node to decrease the
eect of parasitics, while layers M6 and M7 were divided into alternating ngers to
increase the capacitance density. This allowed us to achieve an extracted capacitance
of around 14:9fF .
Buers were added to each column bus to make sure that the contents of the
memories read out from the pixels are valid digital values before reaching a shift
register used to shift out the frame pixel by pixel. Figure 5.2 shows a subcircuit of
the chip combining pixels, shift registers, and buers.
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Figure 5.2 Representative Circuit Layout
us in the design itself, but did lead to issues due to the high number of required
inputs and outputs. The CMOS 90nm technology itself requires a maximum spacing
between VDD and Ground pads that are required for both supplies of the core, and of
the ring - this is not to mention ESD Clamps. So basically, insucient pads became
an issue. To try and circumvent that, the initial architecture that used a decoder to
select the row of the pixel matrix to be read out was traded in for a shift register and
signals that required their complements to be input as well were inverted on-chip.
Also, the inputs and outputs of the Test Module were multiplexed with other signals.
Appendix A has more details.
5.2 Printed-Circuit Board Implementation
The PCB was designed and implemented using Mentor Graphics PADS. The com-
ponents were selected considering the frequencies of operation and supply voltages.
Another important parameter was the packages: these were chosen so that they were
relatively straightforward for myself to solder them on the PCB by hand. Resistors
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and capacitors were added to the design based on the individual components spread-
sheets and on the supply. The resistor-based voltage divider was simulated using
Cadence and was shown to work at a frequency of 60 MHz to convert a 3.3V square
wave to a 1.0V one (see Figure 5.3) as well as with a breadboard setup.
Figure 5.3 Voltage Divider Simulation using Cadence
Figure 5.4 shows the routed footprint of the PCB. More detailed drawings can be
found in Appendix B.
5.3 Controller Implementation
The details pertaining to the implementation of the controller in VHDL, the interfac-
ing with Matlab, and with the Logic Analyzer have been conned to the Appendix
to simplify the main text.
5.4 Post-Layout Simulation Results
This section deals with the simulation results of the implemented circuits and mod-
ules. These would mainly be centered around the Comparator (or ADC) with its
66
Figure 5.4 PCB Routing using Mentor Graphics PADS
various clocking schemes, the photosensing circuit in its dierent modes of operation,
as well as the test setup PCB. The subsequent section would cover the experimental
measurements.
5.4.1 Comparator
The switched-capacitor comparator is used in the same manner for both the Linear
and the Logarithmic Modes. The clocking signals are dierent, however, for the
Dierential Mode. The following subsections review these.
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Linear and Logarithmic Modes
The comparator clocking signals are the same for both the Linear and Logarithmic
modes since in both cases the voltage output of the follower has to be compared to an
analog ramp. The digital 8-bit equivalent of that analog ramp is fed into buses going
into the per-pixel memories, and the memory enable (MemEn) signal is repetitively
activated to latch the digital value inside the memory until the two signals are equal
- therefore the last value will be retained - which corresponds to the digitized value of
the follower voltage. Figure 5.5 shows some of the pertinent concurrent signals for a
comparator in these modes starting with the pixel reset and shutter signals, followed
by the MemEn and comparator output signals, the simulated diode voltage with
the corresponding follower output voltage, the digital ramp (Mem[7:0]), the clocking
signals (Phi's and Validate) and nally the biasing and reset voltages.
Figure 5.6(a) shows a more vivid depiction of the operation of the comparator
where the MemEn signal is shown to stop \latching" when the follower output and
the ramp are equal. Figure 5.6(b) shows a closer view of the point where the follower
voltage and the ramp are equal. The dierence between the point of the last memory
latch and the crossing of the two signals of interest is of 1.613mV in this case - which
is below the 3.9mV required for an 8-bit precision over a 1-V swing.
Dierential Mode
The comparator when operated in Dierential Mode, subtracts two consecutive values
of the output of the follower. Figure 5.7 shows a simulation output for the comparator
in this mode. Notice that the MemEn signal latches for one of the cases and not for
the other indicating which signal is higher.
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Figure 5.5 Pertinent Comparator Signals Simulation in Linear and Logarithmic Modes
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(a) Comparator MemEn signal comparing VFOLLOWER to an Analog Ramp
(b) Zoom on subgure (a) showing an oset dy = 1:613mV
Figure 5.6 Comparator Operation Simulation (Linear and Logarithmic Modes)
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5.4.2 Photosensing Circuit
The photosensing circuit consists of the photodiode, reset circuitry, shutter and fol-
lower. It can be operated in a regular Linear Integration mode or in a Logarithmic
mode for enhanced Dynamic Range. The following subsections show curves and de-
scriptions for these two modes.
Logarithmic Mode
Figure 5.8 shows the output of the photosensing circuit when operated in logarithmic
mode. The subgure to the left depicts the output of the follower versus the diode
current. The subgure to the right shows the time response of the follower output at
dierent diode currents. One may notice that the output of the follower is constant for
a given diode current which makes it possible to consider the readout of logarithmic
pixels time-independent - of course assuming that the scene is not changing or in
motion.
Figure 5.9 shows a somewhat more linear response when the curve is plotted over
a logarithmically scaled axis. One should keep in mind that this mode enhances the
DR by increasing the light threshold at which the sensor saturates, but at the expense
of a decrease in SNR and a non-linear response.
Linear Mode
For the Linear Integration mode of operation, the diode voltage decreases at a rate
proportional to the photo-current. Figure 5.10 shows the output of the photosensing
circuit when operated in this mode. The subgure to the left depicts the output of
the follower versus the diode current - notice that it varies linearly. The subgure to
the right shows the time response of the follower output at dierent diode currents.
One may notice that the rate of decrease of the voltage output of the follower is
constant for a given diode current, but increases for higher photo-currents. Since the
output of the follower will change with time, it is mandatory to use a shutter to take
a snapshot of the image. The delay between the reset pulse of the photodiode and
the shutter pulse is the integration time.
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Figure 5.7 Comparator Simulation (Dierential Mode)
72
Figure 5.8 Logarithmic Mode Output Simulation
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Figure 5.9 Logarithmic Mode Output Simulation (Log Axis)
74
Figure 5.10 Linear Mode Output Simulation
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Shutter Leakage
The issue of the shutter leaking for negative photodiode voltages is illustrated in
Figure 5.11(a). Notice the drop in the output of the follower when the photodiode
voltage drops below zero. To avoid that, a biasing voltage was applied to prevent the




(b) Elimination of Shutter Leakage
Figure 5.11 Shutter Leakage Rectication Simulation
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5.5 Experimental Measurements
This section deals with the experimental measurement results of the implemented
circuits and modules comprising both the chip and the PCB.
5.5.1 Comparator
Linear and Logarithmic Modes
Figure 5.12 shows some of the signals pertinent to the comparator generated and
measured by the test setup. The upper signal is the ramp generated by a DAC on the
custom-made PCB and controlled by the VHDL FPGA controller on the Spartan-3
Development Board. The middle one is Phi1 (the uctuations are not clear since the
image is \zoomed out", and the third signal is the shutter that is activated once per
exposure (i.e. once per ramp in regular Linear and Logarithmic modes).
Figure 5.13(a) shows a measurement of the MemEn signal from the test setup.
The upper signal is the Phi1 clock, the two middle superposed signals are the analog
ramp (going from 0 to 1V) and the forced follower output of the test module, and
the lowest signal is the MemEn one. We may notice that the MemEn signal is
taking on a valid value of 0 or 1 when comparing or resetting the comparator, with
an output value at a metastable value (around 500mV) when the comparator is not
used and the Validate signal that supplies the MemEn inverter is low. However,
the signal is not behaving as expected regarding the comparison. The output of the
follower is never found to be equal to that of the ramp. This is probably due to the
fact that charge leakage is a considerable issue for this technology, and the clocking
signals are draining the value of the capacitor when activated, despite the Post-Layout
simulations indicating no problem.
Multiple Exposures Mode
The Multiple Exposures mode is a variant of the Linear Integration Mode where the
shutter is activated several times (i.e. at several exposures) and the ramp signal goes
from VDD
2
to VDD = 1V for each exposure instead of from 0 to 1V; as shown in Figure
5.14(a) and its zoomed counterpart Figure 5.14(b).
Figure 5.15 shows the MemEn output of the comparator of the test module.
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Figure 5.12 Experimental Measurements of the Linear Mode Signals
(VRAMP ; Phi1; nShutter)
Dierential Mode
To get a test measurement for this mode, the follower node of the test module was
forced to two dierent voltages while applying the correct clocking signals. Figure
5.16(a) and its scaled counterpart Figure 5.16(b) show the clocking signal Phi1 at
the top and the MemEn signal at the bottom. The MemEn signal is latching the









The follower voltage was shown to follow the reset voltage of the PD in a scaled
manner. Figure 5.17(a) shows a reset to a low voltage, while Figure 5.17(b) depicts
a reset to a high voltage.
The PD voltage was then ramped, with nRstBias set to 0V (no leakage control).
The follower voltage scaled the ramp correctly as shown in Figure 5.18(a) where
the follower output goes between 0V and 1V. nRstBias was then set to 500mV to
prevent possible shutter leakage. The linearity was expected to be aected by that,
and Figure 5.18(b) shows that the lower voltages of the ramp scale less well than the
higher voltages.
Figure 5.19 sees the eect of activating the shutter on the output with nRstBias
at 0. One may notice that the shutter does not leak for lower voltages (rst shutter




Figure 5.14 Multiple Exposures Mode Ramp and Shutter Experimental Measurements
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Figure 5.17 Experimental Measurements of Follower Voltage on PD Resets
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(a) nRstBias = 0V
(b) nRstBias = 500mV
Figure 5.18 Experimentally Measured Follower Voltage while Ramping the PD Volt-
age
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Figure 5.19 Experimentally Measured Follower Voltage with Shutter Activation
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5.5.3 Test Setup Validation
The custom-PCB and controller were validated, and were both operating as expected.
The details were inspected prior to plugging the chip in its socket to make sure that
all the voltages and signals are in the expected range. Figure 5.20 shows that the
analog ramp generated by the DAC on the PCB takes on the correct voltages. The
digital Most Signicant Bit (MSB) supplied by the FPGA controller is also shown in
the gure to see the relationship between the analog and the digital counterparts of
the ramp.
Figure 5.20 Analog Ramp and Digital Ramp MSB Experimental Measurements
The generated clocking signals for the Linear/Logarithmic and Dierential Modes
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were measured as shown in Figures 5.21(a) and 5.21(b). The PD reset and shutter
signals were also measured and checked to have the correct output of 2.5V/0V (Figure
5.22(a) - notice the Exposure Time of 840s in this case) and the voltage divider
circuits were validated (Figure 5.22(b) shows the 3.3V Phi1 output from the FPGA
controller which is scaled to a 1V output before being fed to the chip).
The various required supply voltages generated by the regulators on the custom
PCB were measured and validated as shown in Figure 5.23(a) and the 120 MHz
oscillator that is also part of the custom PCB was tested as well (see Figure 5.23(b)).
The output of this oscillator can be fed into the Spartan-3 Development Board to
increase the clocking speeds.
5.6 Experimental Results Discussion
Both simulation and measurement results place emphasis on pros and cons of the
design and implementation choices adopted in this Master's thesis. The use of the
CMOS 90nm made it possible to scale down the pixel pitch, to integrate more tran-
sistors and processing within the pixel, and to achieve a higher capacitance value as
compared to the previous prototype designed by our research group increasing the
capacitance from around 5fF to around 15fF without having to resort to MiM capac-
itors that require a special process and prevent the integration of transistors beneath
the capacitor. A ll-factor of 26% was also achieved, which is a good value for a 9m
CMOS pixel and which can be easily expanded to over 80% by the use of microlenses.
The clocking signals generated by the VHDL controller were also validated and were
exible which allow optimization prior to the next step which is integrating clocking
signals on the die. The use of voltage dividers was also proven to be adequate at the
required frequency of operation, and the on-PCB oscillator was shown to operate at
the required frequency of 120Mhz. The DACs on the PCB were also shown to have
been correctly programmed by the digital controller to give the adequate ramp and
biasing signals to the chip. The amplication circuit of the pixel was also shown to
be working properly by forcing the PD voltage. The eect of applying a bias voltage
to prevent shutter leakage was also shown. These also prove that the supply voltages
of 2.5V and Ground, PD reset and Bias signals were properly routed to the pixels
in the tiled conguration, and that the pads of the chip were properly routed and
connected with no shorts.
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The news were obviously not all great, starting with the response of the PD to
light which seems to indicate that a process modication should probably be in line
to prevent photocurrent leakage. Leakage could also be pinpointed as a source of
the comparator not giving the expected performance. The measured output signal
of the comparator was properly oscillating between ground and VDD, which shows
that the 1V and Ground supplies were properly routed to the comparator, and that
the clocking signals were also reaching the pixels. The compare signal not being
properly generated does however suggest that the value is leaking from the capacitor
when the clocking transistors are being turned on and o. Another drawback for
the characterization is the limited available number of test nodes and test modules
which made it very hard to further dissect the circuit - but this was dictated by the
limitation in the number of pads forced by the allocated silicon area for the design.
5.7 Conclusion
This chapter discussed the implementation and design issues encountered. It also pre-
sented simulation results for the dierent parts of the system, as well as measurement
results when applicable or possible. The chapter was concluded with a discussion of
these results. Suggestions for future improvement and criticism of the approaches
selected during this Master's Thesis, with some suggestions of better paths to opt
for in future endeavours can be found in the concluding chapter. A published IEEE
paper [2] also highlights some of the results.
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(a) Linear and Logarithmic Modes
(b) Dierential Mode
Figure 5.21 Experimentally Measured Clocking Signals
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(a) PD Reset and Shutter
(b) Voltage Divider
Figure 5.22 Experimentally Measured PD Reset, Shutter and Voltage Divider Signals
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(a) Supply Voltages
(b) 120 MHz Oscillator




The main aim behind the project of this Master's thesis is to provide the front-end
of a system allowing fast and versatile image capture within a compact, exible,
and portable module that is capable of transmitting images at a high rate to an
image processing module that would use these to reconstruct an image with a three-
dimensional feel. This image would then be sampled and used to electrically stimulate
the visual cortex of the patient by currents passing through microelectrodes creating
spots of light (phosphenes).
For that, a review of electronic image sensors was performed establishing a com-
parison between CCD and CMOS ones and concluding that CMOS sensors are better
adapted to our application since they allow the integration of custom processing
modules on the chip itself which is a very essential point in creating a compact and
low-power system. Moreover, CCD sensors basically constitute a large capacitive
load, and are more dicult to drive than CMOS sensors. Also, image quality for
CMOS sensors has improved over the past decade or so, letting it rival CCD sensors
for many applications. CMOS sensors also allow for higher acquisition rates since
they have on-chip ADCs, and they deliver a digital output as compared to an analog
output for CCD sensors. Moreover, the CMOS manufacturing process is less expen-
sive and is readily available to us via the CMC and ST Microelectronics. The CMOS
process also lends itself to easy array size expansion and windowing. It is easy to read
out part of the pixel matrix and dump or ignore the rest of the data without having
to accommodate a high data bandwidth.
The design of the sensor paid careful attention to the capture of good quality
images at a high frame rate so as not to constitute a bottle-neck for the 3D image
processing. This included designing an ADC with a well-dened precision while op-
erating at higher frequencies. The implemented camera also allows the user to select
between a linear integration mode and a logarithmic mode of operation. The linear
mode is favored for operating conditions that require good image quality (lesser noise)
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at the cost of a reduced frame rate. The logarithmic mode has an edge for scenes
that have both very dark and very bright elements because of the increase in DR at
the expense of non-linearity and increase in noise. This mode does however, allow the
operation at higher frame rates because the integration time is not required (the pixel
is always active and does not need to be reset). The linear integration mode also gives
the user the option of multiple exposures which increase the DR at the expense of a
decrease in frame rate. Another mode available is the dierential mode which speeds
up the 3D image processing since it subtracts two consecutive images and outputs a
binary image (pixels are either black or white). Basically, a light pattern is projected
on the scene followed by its inverse. The image sensor subtracts the two acquired
images, and the resulting image is read out of the sensor. This mode operates at a
much higher speed since the comparator needs to compare two values only (versus
comparing the output of the pixel to 256 values of a digital ramp for an 8-bit output).
All the timings are user congurable by properly setting timings signals.
As for the design of the sensor, a DPS architecture was privileged over an APS.
The dierence between the two is that the former integrates an ADC (basically a
comparator) within the pixel, while the latter has a single ADC common to all pixels.
The advantage of the DPS is that the A/D conversion is done in parallel inside
the pixels allowing higher frame rates; nevertheless, this comes at the expense of a
decrease in ll-factor (since the pixel has more circuitry) and any attempt at increasing
the ll-factor would lead to a larger pixel pitch. Also, the process variations would
lead to more dierences between the pixels, which would increase spatial noise. The
increase in the size of the pixel matrix, however, would not aect the DPS as much
as an APS. Moreover, a DPS lends itself well to a multi-tap readout scheme since the
value that is read out of the pixel is already digital. This also prevents the degradation
of reading out analog values from the pixel, which could also be aected by increasing
the size of the pixel matrix: it is basically harder to have erroneous values read out
of the pixel if its output is digital than if its output is analog.
For the DPS, the circuit of each pixel comprises a PD, an amplier (a follower),
an ADC, and an 8-bit memory. The in-pixel memory makes it easy to use windowing
or to read out random pixels especially if coupled with a decoder pixel selection
architecture that could allow reading out pixels in random order and without having
to be concerned as much about losing the value since digital values are easier to
retain than analog ones. This is particularly true for the memory architecture used
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in this case which is a refreshable one. The disadvantage of that is the increase
number of transistors required for this implementation. This was, however, deemed
mandatory during the design because of the leakage of the stored value in CMOS
90nm for a 3T-memory architecture. Each pixel is made up of 57 transistors (40
of them being required for the memory - an obvious overhead). The use of the
CMOS 90nm technology does, however, make integrating more pixels in the same
area possible. The optimized pixel pitch is of 9m with a Fill-Factor of 26%. The
circuit area (excluding the pads) is of around 603m x 477m for a 64x48 pixel matrix.
Notice that the increase in number of pixels is due to the memory architecture. The
remainder of the circuit actually uses fewer transistors. A method was also introduced
to prevent shutter leakage, but at the cost of a decrease in the linearity of the system.
To try and circumvent the lack of precision of the ADC in the previous prototype of
our group, the additional number of available layers in the CMOS 90nm technology
was exploited to have a greater capacitance for a given surface area. An alternative
dierential-input architecture for the ADC was also tackled; however, simulations
tipped the balance towards the switched-capacitor architecture which showed a better
oset. In addition to that, trying to adapt the dierential mode of operation of the
sensor to the dierential-input comparator required adding a capacitor for storage,
which relinquished the gain in area overhead. On a dierent note, the supply voltages
were changed from 1.8V/3.3V to 1V/2.5V which would be advantageous for power
consumption. The following table also based on a published IEEE paper [2] briey
compares this work to a previous work by our group.
Previous Work This Work
Technology 0.18m CMOS 90nm CMOS
Pixel size 16mx16m 9mx9m
Fill factor 22 % 26 %
Transistors/pixel 44 57
ADC resolution 8 bits 8 bits
Supply voltages 1.8V and 3.3V 1V and 2.5V
Dynamic range > 88 dB > 83 dB
Number of Pixels 90 x 45 64 x 48
Circuit Area 1520m x 780m 603m x 477m
A prototype chip was fabricated having a matrix of 64x48 pixels using ST Mi-
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croelectronic's CMOS 90nm process. A test module was added to characterize the
pixel. The original design featured a decoder and multiplexer to select the pixels to
be read out. This design was trade in for another based on shift registers because of
the limited number of input pads available to the chip resulting from the allocated
area on the wafer. This limited numbers of I/Os has also forced a limitation on the
number of test modules and probing nodes.
To validate the system, tests on the chip were performed using a test setup consist-
ing of a custom PCB designed and manufactured for that purpose; a digital controller
implemented using VHDL in a Xilinx Spartan-3 that interfaces the custom-PCB, and
a logic analyzer to capture the digital outputs of the chip. The PCB is powered by
an adaptor that plugs into a wall socket. This adapter is connected to various voltage
regulators that generate all the required voltages and feeds them into the image sen-
sor chip and the other discrete components on the board. The PCB also has voltage
dividers that lower the Spartan-3 outputs from 3.3V/0V to 1V/0V or 2.5V/0V when
required. It also has voltage DACs to supply the required biasing voltages to the chip
(PD reset voltage), and the analog ramp/digital ramp. And a current DAC supplies
the current bias to the chip. Note that all these DACs are initialized and controlled
by the FPGA. Their operation was validated at the required frequency of operation
and coincided with the expectations of this exible design/implementation.
Finally, suggestions for future work and considerations can be put forward to avoid
reenacting the same issues. Some of these are highlighted in the list hereafter.
 Choice of Technology - Scaling the technology of image sensors to 90nm
makes process modication an important aspect to consider to achieve the re-
quired performance. An important suggestion is to consider a photonics process
to implement the prototype - even though it might be slightly more expensive.
PPDs would be an interesting option to adopt. They present, in general, lower
leakage, oer better blue response for colour imagers, and better performance
when it comes to image lag and ghosting.
 Pixel Sharing - One interesting method for reducing silicon area is to reuse
some of the components in the pixel and to share them between the pixels.
Some transistors can be shared, or even capacitors. This could, however, aect
the speed of operation.
 Incremental Approach - An incremental approach is strongly suggested
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Figure 6.1 Custom PCB Interfaced with Spartan-3 Development Board
starting with several separate and dierent pixel modules to validate the func-
tionality before attacking a complete system approach.
 MiM-Capacitors - Replacing the in-pixel capacitor by a MiM-Cap would
have a negative eect on the overall pixel pitch (since no circuitry could be
integrated below it), but it would help out with the leakage for newer tech-
nologies. It would also decrease the capacitance mismatch between pixels, and
hence improve spatial noise (mainly FPN).
 Dierential Mode - Implementing the dierential mode digitally outside the
sensor chip would waive the requirement for an in-pixel capacitor. This would
decrease the pixel area, and the FPN - giving an improved image quality. The
downside to such an implementation, would however be a reduced frame rate. A
counter-argument to that could be that such a subtraction could be implemented
in parallel with the readout or in parallel for all pixels, which would not have a
signicantly detrimental impact on speed. A requirement for additional memory
on the PCB would however be created.
98
 Microlenses - For smaller pixel sizes, the sensitivity of the image sensor is
degraded. One widely employed method is the deposition of microlenses on
the pixels to focus the incident light on the photosensitive area. This would
however, require a special process, which is more expensive, and the dierence
between one microlens and the other would again degrade the quality of the
image by increasing spatial noise.
 Integrated Clocking and Biasing - Clocking, biasing and the analog ramp
should eventually be generated on the sensor chip. This would further reduce
the size of the system. However, this is strongly not recommended prior to
validating the adequate operation of the remaining modules.
 Test Modules and Test Driven Design -More space should be allocated for
test modules, and a greater variety of modules should be implemented to com-
pare alternatives. Moreover, a test-driven design approach should be favoured,
adding probe signals to several paths. These would both help in probing and
could be sometimes useful in adjusting the operation of the chip by varying
the capacitance at some nodes. Two of the hindrances to this are the available
silicon area and possible number of pads (or I/Os) - which should also be taken
into account in the earlier design stages.
 Binning - An option to increase the sensitivity is by binning pixels. This
means that the output of several pixels would be combined to form a \single"
pixel. This would of course reduce the resolution of image sensor. If a DPS
architecture is maintained, digital binning would be the only option and should
be performed by an FPGA. If the DPS architecture is traded in for an APS
one, some kind of analog binning could be achieved.
 Flat-Field Correction - CMOS cameras suer from considerable spatial noise.
This would be detrimental for any image processing required by the Cortivision
application which would probably involve edge detection. One way to improve
the image quality is by applying a Flat-Field Correction to the image. This
means having separate memories with stored oset and gain coecients for
each pixel. This correction would be digital and would inuence the frame rate.
The coecients should also be calculated using bright and dark test images and
on per-sensor basis.
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 Colour Integration - Some image processing algorithms could take advantage
of colour images. The Cortivision application, at this point, makes use of an
infrared light projector and the sensor should capture infrared images. If, for
some reason, the image processing part is modied to require two sensors instead
of a projector-sensor system, adding colour support could have advantages. This
would require depositing colour lters on the pixels and special considerations
for reading out the colours and for balancing them. This topic will not be delved
into any further.
 Bit Resolution - The current system is limited to 8-bits since the in-pixel com-
parator in the DPS architecture is limited to 8-bits. Increasing the resolution
further in a DPS architecture is not a foreseeable option since the comparator
needs to be integrated inside each pixel. If a precision higher than 8-bits is
required, the architecture would have to be migrated to an APS one that has a
single ADC per tap. This would allow a better ADC architecture. The FPGA
could then decide whether to transmit the whole bit-resolution of the sensor or
to truncate some of the LSBs (Least Signicant Bits) for higher frame rates.
 Multi-Tap Approach - A method to increase the frame rate even further
would be implementing a multi-tap approach to be able to read out several
pixels in parallel from the sensor. This could, nevertheless, introduce an artifact
since the taps are dierent (e.g. odd/even discrepancy for a two-tap approach)
which might require correction or compensation.
The nal design should be a SoC with the image sensor, image processing, and exter-
nal electrode control circuitry, hoping to have a fully-functional SoC that would help




[1] M. Sawan, A. Trepanier, J.-L. Trepanier, Y. Audet, and R. Ghannoum, \A
new CMOS multimode digital pixel sensor dedicated to an implantable visual
cortical stimulator," Analog Integrated Circuits and Signal Processing, vol. 49,
pp. 187{a^197, 2006.
[2] R. Ghannoum and M. Sawan, \A 90nm CMOS multimode image sensor in-
tended for a visual cortical stimulator," in Proc. International Conference on
Microelectronics ICM 2007, pp. 179{182, 29{31 Dec. 2007.
[3] A. Trepanier, \Systeme mixte dedie a la capture d'image et a la recuperation de
sa structure 3D," Master's thesis, Ecole Polytechnique de Montreal, February
2005.
[4] O. Yadid-Pecht and R. Etienne-Cummings, eds., CMOS Imagers: from Pho-
totransduction to Image Processing, pp. 1{51. Kluwer Academic Publishers,
2004.
[5] E. R. Fossum, \Digital camera system on a chip," IEEE Micro, vol. 18, pp. 8{15,
May/June 1998.
[6] S. O. Kasap, Optoelectronics and Photonics: Principles and Practices, pp. 217{
247. Prentice-Hall, Inc., 2001.
[7] J. L. Miller and E. Friedman, Photonics Rules of Thumb. Mcgraw-hill Ryerson
Ltd, 2003.
[8] O. Yadid-Pecht and E. Fossum, \Wide intrascene dynamic range CMOS
APS using dual sampling," IEEE Transactions on Electron Devices, vol. 44,
pp. 1721{1723, Oct 1997.
[9] D. X. Yang, B. Fowler, and A. El-Gamal, \A 128x128 pixel CMOS area image
sensor with multiplexed pixel level A/D conversion," Proceedings of the IEEE
Custom Integrated Circuits Conference, pp. 303{306, 5-8 May 1996.
101
[10] E. Fox, O. Nixon, D. Dykaar, T. Mantell, and R. Sabila, \High speed linear
CCD sensors with pinned photodiode photosites," IEEE Canadian Conference
on Electrical and Computer Engineering, vol. 2, pp. 649{652, 24-28 May 1998.
[11] T. Lule, S. Benthien, H. Keller, F. Mutze, P. Rieve, K. Seibel, M. Sommer,
and M. Bohm, \Sensitivity of CMOS based imagers and scaling perspectives,"
IEEE Transactions on Electron Devices, vol. 47, pp. 2110{2122, Nov. 2000.
[12] H.-C. Lee, Introduction to Color Imaging Science. Cambridge University Press,
2005.
[13] G. Sharma, ed., Digital Color Imaging Handbook. The Electrical Engineering
and Applied Signal Processing Series, CRC Press LLC, 2003.
[14] T. Henderson, \The physics lesson tutorial, lesson 2: Color and vision - visible
light and the eye's response," 2007.
[15] Unknown Author, \Visible laser light & eye color sensitivity," tech. rep., Power
Technology Inc., September 2004.
[16] R. B. Merrill, \Vertical color lter detector group and array." US Patent
6,632,701, October 2003.
[17] D. Simon, Digital Photography Bible, pp. 45{76. Wiley Publishing, Inc., 2004.
[18] Y.-H. Lin and W. Hsu, \A novel fabrication method of microlens array by
surface tension and injection process," in Proc. 2nd IEEE International Con-
ference on Nano/Micro Engineered and Molecular Systems NEMS (W. Hsu,
ed.), pp. 443{446, 2007.
[19] H. Kwon, Y. Yee, C.-H. Jeong, H.-J. Nam, K.-W. Park, G.-W. Lee, and J.-U.
Bu, \Microlens array lm with full ll factor for enhancing outcoupling eciency
from OLED lighting," in Proc. International Solid-State Sensors, Actuators and
Microsystems Conference Transducers (Y. Yee, ed.), pp. 1091{1094, 2007.
[20] S.-K. Lee, M. G. Kim, K.-W. Jo, and J.-H. Lee, \Glass reowed microlens array
and its optical characteristics," in Proc. IEEE/LEOS International Conference
on Optical MEMS and Nanophotonics (M. G. Kim, ed.), pp. 75{76, 2007.
102
[21] D. Litwiller, \CCD vs. CMOS: The battle cools o," Photonics Spectra, January
2002.
[22] Unknown Author, \CCD vs. CMOS," tech. rep., Dalsa Semiconductors, 2008.
[23] Unknown Author, \The evolution of digital imaging: From CCD to CMOS," a
Micron white paper, Micron Technology Inc., 2006.
[24] R. Dyck and G. Weckler, \Integrated arrays of silicon photodetectors for image
sensing," IEEE Transactions on Electron Devices, vol. 15, no. 4, pp. 196{201,
1968.
[25] E. R. Fossum, \Active pixel sensors: are CCDs dinosaurs?," vol. 1900, pp. 2{14,
SPIE, 1993.
[26] G. Wang, D. Renshaw, P. Denyer, and M. Lu, \CMOS video cameras," in Proc.
Euro ASIC '91, pp. 100{103, 27{31 May 1991.
[27] Unknown Author, \Success stories... vision of the digital future." Edinburgh
Research and Innovation Annual Review.
[28] P. Noble, \Self-scanned silicon image detector arrays," IEEE Transactions on
Electron Devices, vol. 15, pp. 202{209, Apr 1968.
[29] A. El-Gamal and H. Eltoukhy, \CMOS image sensors," IEEE Circuits and
Devices Magazine, May/June 2005.
[30] Y. Hara, \Micron bets big on CMOS image sensor market," EE Times, Septem-
ber 2005.
[31] F. Chu, \Improving CMOS image sensor performance with combined pixels,"
tech. rep., Kodak Image Sensor Solutions Group, 2005.
[32] M. Kasano, Y. Inaba, M. Mori, S. Kasuga, T. Murata, and T. Yamaguchi, \A
2.0m pixel pitch MOS image sensor with 1.5 transistor/pixel and an amor-
phous Si color lter," IEEE Transactions on Electron Devices, vol. 53, no. 4,
pp. 611{617, 2006.
[33] P. H. Xiao, \CMOS image sensor with 1.25 - 1.5 transistor/pixel ratio." US
Patent 20050185077, 25 August 2005.
103
[34] B. Fowler, A. El-Gamal, and D. Yang, \A CMOS area image sensor with pixel-
level A/D conversion," IEEE 41st International Solid-State Circuits Conference,
pp. 226{227, 16-18 Feb 1994.
[35] H. Goldstein, \Packages go vertical," IEEE Spectrum, vol. 38, pp. 46{51, Aug.
2001.
[36] J. Baliga, \Chips go vertical [3D IC interconnection]," IEEE Spectrum, vol. 41,
pp. 43{47, March 2004.
[37] C. H. Yu, \The 3rd dimension - more life for moore's law," in Proc. International
Microsystems, Packaging, Assembly Conference Taiwan, pp. 1{6, 18-20 Oct.
2006.
[38] Z. Fu and E. Culurciello, \A 3d integrated feature-extracting image sensor,"
in Proc. IEEE International Symposium on Circuits and Systems ISCAS 2007,
pp. 3964{3967, 27{30 May 2007.
[39] S. Kavusi, K. Ghosh, K. Fife, and A. Gamal, \A 0.18m CMOS 1000
frames/sec, 138db dynamic range readout circuit for 3D-IC IR focal plane ar-
rays," Conference 2006, IEEE Custom Integrated Circuits, pp. 229{232, 10-13
Sept. 2006.
[40] Unknown Author, \Image sensors market growth shapes to volume supply,"
III-Vs Review, vol. 16, p. 8, November 2003.
[41] W. e. a. Kosonocky, \Control of blooming in charge-coupled imagers," RCA
Rev., vol. 35, pp. 3{24, 1974.
[42] M. Mauthe and H.-J. Peiderer, \Antiblooming: A new approach for linear
imagers," IEEE Journal of Solid-State Circuits, vol. 11, pp. 547{550, Aug.
1976.
[43] T. Yamada and A. Fukumoto, \Trench ccd image sensor," IEEE Transactions
on Consumer Electronics, vol. 35, pp. 360{367, Aug 1989.
[44] B. Dierickx, \CMOS image sensors: Concepts." Photonics West 2000 Short
Course, 2000.
104
[45] D. Litwiller, \CCD vs. CMOS: Facts and ction," Photonics Spectra, January
2001.
[46] D. Cochrane, \Image capturing: Electronic shuttering for high speed CMOS
machine vision applications," Photonik, May 2005. Dalsa Corporation.
[47] R. I. Hornsey, \Noise in image sensors." Two-day short course presented at the
Waterloo Institute for Computer Research, May 1999.
[48] D. Dang and W. Luo, \Impulse noise removal utilizing second-order dierence
analysis," Elsevier Signal Processing, vol. 87, pp. 2017{2025, 2007.
[49] R. H. Chan, C.-W. Ho, and M. Nikolova, \Salt-and-pepper noise removal by
median-type noise detectors and detail-preserving regularization," IEEE Trans-
actions on Image Processing, vol. 14, no. 10, pp. 1479{1485, 2005.
[50] Unknown Author, \Noise sources in CMOS image sensors," tech. rep., Hewlett-
Packard Components Group Imaging Products Operations, April 1998.
[51] K. H. Lundberg, \Noise sources in bulk CMOS." 2002.
[52] A. Moini, Vision Chips. Kluwer Academic Publishers, 2000.
[53] B. Razavi, Design of Analog CMOS Integrated Circuits, pp. 209{217. McGraw-
Hill, 2001.
[54] W. K. Pratt, Digital Image Processing. Wiley, 3rd ed., September 2001.
[55] J. Rajagopalan and H. Basit, \Optimization of Metal-Metal Comb-Capacitors
for RF applications," tech. rep., OEA International, Inc., Jan. 2006.
[56] R. Guidash, T.-H. Lee, P. Lee, D. Sackett, C. Drowley, M. Swenson, L. Arbaugh,
R. Hollstein, F. Shapiro, and S. Domer, \A 0.6 & CMOS pinned photodiode
color imager technology," in Proc. International Electron Devices Meeting Tech-
nical Digest, pp. 927{929, 7{10 Dec. 1997.
[57] M.-H. Chi, \Technologies for high performance CMOS active pixel imaging
system-on-a-chip," in Proc. 5th International Conference on Solid-State and
Integrated Circuit Technology, pp. 180{183, 21{23 Oct. 1998.
105
[58] R. H. Nixon, S. E. Kemeny, C. O. Staller, and E. R. Fossum, \128 x 128 CMOS
photodiode-type active pixel sensor with on-chip timing, control, and signal
chain electronics," vol. 2415, pp. 117{123, SPIE, 1995.
[59] B. Dierickx, \Near-100% ll factor standard CMOS active pixel,"
[60] O. Yadid-Pecht, R. Ginosar, and Y. Shacham-Diamand, \A random access pho-
todiode array for intelligent image capture," IEEE Transactions on Electron
Devices, vol. 38, no. 8, pp. 1772{1780, 1991.
[61] J. Goy, B. Courtois, J. M. Karam, and F. Pressecq, \Design of an APS CMOS
image sensor for low light level applications using standard CMOS technology,"
Analog Integrated Circuits and Signal Processing, vol. 29, pp. 95a^{104, 2001.
[62] S. Chamberlain, \Photosensitivity and scanning of silicon image detector ar-
rays," IEEE Journal of Solid-State Circuits, vol. 4, pp. 333{342, Dec 1969.
[63] M. Furumiya, H. Ohkubo, Y. Muramatsu, S. Kurosawa, F. Okamoto, Y. Fuji-
moto, and Y. Nakashiba, \High-sensitivity and no-crosstalk pixel technology for
embedded cmos image sensor," IEEE Transactions on Electron Devices, vol. 48,
pp. 2221{2227, Oct. 2001.
[64] H. Wong, R. Chang, E. Crabbe, and P. Agnello, \CMOS active pixel image
sensors fabricated using a 1.8-v, 0.25m CMOS technology," IEEE Transactions
on Electron Devices, vol. 45, pp. 889{894, April 1998.
[65] H. Takahashi, M. Kinoshita, K. Morita, T. Shirai, T. Sato, T. Kimura,
H. Yuzurihara, and S. Inoue, \A 3.9 m pixel pitch VGA format 10 b digi-
tal image sensor with 1.5-transistor/pixel," in Proc. Digest of Technical Papers
Solid-State Circuits Conference ISSCC. 2004 IEEE International, pp. 108{516,
15{19 Feb. 2004.
[66] K. Mabuchi, N. Nakamura, E. Funatsu, T. Abe, T. Umeda, T. Hoshino,
R. Suzuki, and H. Sumi, \CMOS image sensor using a oating diusion driving
buried photodiode," in Proc. Digest of Technical Papers Solid-State Circuits
Conference ISSCC. 2004 IEEE International, pp. 112{516, 15{19 Feb. 2004.
[67] M. Mori, M. Katsuno, S. Kasuga, T. Murata, and T. Yamaguchi, \A 1/4in
2M pixel CMOS image sensor with 1.75 transistor/pixel," Solid-State Circuits
106
Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International,
vol. 1, pp. 110{111, 15-19 Feb. 2004.
[68] S. Kawahito, \Circuit and device technologies for CMOS functional image sen-
sors," in Proc. IFIP International Conference on Very Large Scale Integration,
pp. 42{47, Oct. 2006.
[69] M. Bigas, E. Cabruja, J. Forest, and J. Salvi, \Review of CMOS image sensors,"
Elsevier Microelectronics Journal, vol. 37, pp. 433{451, 2006.
[70] M. Sommer, P. Rieve, M. Verhoeven, M. Bohm, B. Schneider, B. van Uel, and
F. Librecht, \First multispectral diode color imager with three color recognition
and color memory in each pixel," in Proc. 1999 IEEE Workshop on CCDs and
Advanced Image Sensors, Karuizawa, Japan, (Karuizawa, Japan), 10{12 Jun.
1999.
[71] E. Fossum and A. Krymski, \High speed CMOS imaging," in Proc. Digest of the
LEOS Summer Topical Meetings Electronic-Enhanced Optics, Optical Sensing
in Semiconductor Manufacturing, Electro-Optics in Space, Broadband Optical
Networks, pp. I3{I4, 24{28 July 2000.
[72] C. H. Aw and B. Wooley, \A 128 128-pixel standard cmos image sensor with
electronic shutter," in Proc. IEEE International Solid-State Circuits Conference
Digest of Technical Papers. 43rd ISSCC, pp. 180{181,440, 8{10 Feb. 1996.
[73] G. Yang, O. Yadid-Pecht, C. Wrigley, and B. Pain, \A snap-shot CMOS active
pixel imager for low-noise, high-speed imaging," in Proc. International Electron
Devices Meeting IEDM '98 Technical Digest, pp. 45{48, 6{9 Dec. 1998.
[74] N. Stevanovic, M. Hillebrand, B. Hosticka, U. Iurgel, and A. Teuner, \A high
speed camera system based on an image sensor in standard cmos technology,"
in Proc. IEEE International Symposium on Circuits and Systems ISCAS '99,
vol. 5, pp. 148{151, 30 May{2 June 1999.
[75] N. Stevanovic, M. Hillebrand, B. Hosticka, and A. Teuner, \A CMOS image
sensor for high-speed imaging," in Proc. Digest of Technical Papers IEEE In-
ternational Solid-State Circuits Conference, pp. 104{105,449, 7{9 Feb. 2000.
107
[76] A. Krymski, D. Van Blerkom, A. Andersson, N. Bock, B. Mansoorian, and
E. Fossum, \A high speed, 500 frames/s, 1024 x 1024 CMOS active pixel
sensor," in Proc. Digest of Technical Papers Symposium on VLSI Circuits
(D. Van Blerkom, ed.), pp. 137{138, 1999.
[77] Photobit Corp., PB-MV13 20mm CMOS Active-Pixel Digital Image Sensor
Product Specication, 1.0 ed., Aug. 2000.
[78] S. Chamberlain and J. Lee, \A novel wide dynamic range silicon photodetector
and linear imaging array," IEEE Journal of Solid-State Circuits, vol. 19, pp. 41{
48, Feb 1984.
[79] R. Hauschild, M. Hillebrand, B. Hosticka, J. Huppertz, T. Kneip, and
M. Schwarz, \A CMOS image sensor with local brightness adaptation and high
intrascene dynamic range," Solid-State Circuits Conference, 1998. ESSCIRC
'98. Proceedings of the 24th European, pp. 308{311, 22-24 Sept. 1998.
[80] S. Kavadias, B. Dierickx, D. Scheer, A. Alaerts, D. Uwaerts, and J. Bogaerts,
\A logarithmic response CMOS image sensor with on-chip calibration," IEEE
Journal of Solid-State Circuits, vol. 35, pp. 1146{1152, Aug. 2000.
[81] S.-F. Chen, Y.-J. Juang, S.-Y. Huang, and Y.-C. King, \Logarithmic CMOS im-
age sensor through multi-resolution analog-to-digital conversion," VLSI Tech-
nology, Systems, and Applications, 2003 International Symposium on, pp. 227{
230, 2003.
[82] A. Bermak and A. Kitchen, \A novel adaptive logarithmic digital pixel sensor,"
IEEE Photonics Technology Letters, vol. 18, pp. 2147{2149, Oct. 2006.
[83] L.-W. Lai, C.-H. Lai, and Y.-C. King, \A novel logarithmic response CMOS
image sensor with high output voltage swing and in-pixel xed-pattern noise
reduction," Sensors Journal, IEEE, vol. 4, no. 1, pp. 122{126, Feb. 2004.
[84] M. Schanz, C. Nitta, A. Bussmann, B. Hosticka, and R. Wertheimer, \A high-
dynamic-range CMOS image sensor for automotive applications," IEEE Journal
of Solid-State Circuits, vol. 35, pp. 932{938, July 2000.
[85] J. Doge, G. Schonfelder, G. Streil, and A. Konig, \An HDR CMOS image
sensor with spiking pixels, pixel-level ADC, and linear characteristics," IEEE
108
Transactions on Circuits and Systems II: Analog and Digital Signal Processing,
vol. 49, pp. 155{158, Feb. 2002.
[86] O. Schrey, J. Huppertz, G. Filimonovic, A. Bussmann, W. Brockherde, and
B. Hosticka, \A 1 k& k high dynamic range CMOS image sensor with on-
chip programmable region-of-interest readout," IEEE Journal of Solid-State
Circuits, vol. 37, pp. 911{915, July 2002.
[87] J.-L. Trepanier, M. Sawan, Y. Audet, and J. Coulombe, \A wide dynamic range
cmos digital pixel sensor," in Proc. MWSCAS-2002 Circuits and Systems The
2002 45th Midwest Symposium on, vol. 2, pp. II{437{II{440, 4{7 Aug. 2002.
[88] J.-L. Trepanier, M. Sawan, and Y. Audet, \A new cmos architecture for wide
dynamic range image sensing," in Proc. Canadian Conference on Electrical and
Computer Engineering IEEE CCECE 2003, vol. 1, pp. 323{326, 4{7 May 2003.
[89] A. Trepanier, J.-L. Trepanier, M. Sawan, and Y. Audet, \A multiple operation
mode cmos digital pixel sensor dedicated to a visual cortical implant," in Proc.
47th Midwest Symposium on Circuits and Systems MWSCAS '04, vol. 1, pp. I{
369{72, 25{28 July 2004.
[90] N. Tu, R. Hornsey, and S. Ingram, \CMOS active pixel image sensor with
combined linear and logarithmic mode operation," in Proc. IEEE Canadian
Conference on Electrical and Computer Engineering, vol. 2, pp. 754{757, 24{28
May 1998.
[91] A. Bermak, A. Bouzerdoum, and K. Eshraghian, \A high ll-factor native log-
arithmic pixel: Simulation, design and layout optimization," in Proc. ISCAS
2000 Geneva Circuits and Systems The 2000 IEEE International Symposium
on, vol. 5, pp. 293{296, 28{31 May 2000.
[92] R. Nixon, S. Kemeny, B. Pain, C. Staller, and E. Fossum, \256~A256 cmos active
pixel sensor camera-on-a-chip," Solid-State Circuits, IEEE Journal of, vol. 31,
pp. 2046{2050, Dec 1996.
[93] B. Pain, T. Cunningham, B. Hancock, G. Yang, S. Seshadri, and M. Ortiz,
\Reset noise suppression in two-dimensional CMOS photodiode pixels through
109
column-based feedback-reset," in Proc. Digest. International Electron Devices
Meeting IEDM '02 (T. Cunningham, ed.), pp. 809{812, 2002.
[94] B. A. Fowler, M. Godfrey, J. Balicki, and J. Caneld, \Low-noise readout using
active reset for CMOS APS," Proc. SPIE, vol. 3965, pp. 126{135, May 2000.
[95] B. Pain, G. Yang, T. Cunningham, C. Wrigley, and B. Hancock, \An enhanced-
performance CMOS imager with a ushed-reset photodiode pixel," IEEE Trans-
actions on Electron Devices, vol. 50, no. 1, pp. 48{56, 2003.
[96] H. Tian, B. Fowler, and A. Gamal, \Analysis of temporal noise in cmos photo-
diode active pixel sensor," IEEE Journal of Solid-State Circuits, vol. 36, pp. 92{
101, Jan. 2001.
[97] T. Sugiki, S. Ohsawa, H. Miura, M. Sasaki, N. Nakamura, I. Inoue, M. Hoshino,
Y. Tomizawa, and T. Arakawa, \A 60 mw 10 b CMOS image sensor with
column-to-column FPN reduction," in Proc. Digest of Technical Papers Solid-
State Circuits Conference ISSCC. 2000 IEEE International (S. Ohsawa, ed.),
pp. 108{109, 450, 2000.
[98] Z. Zhou, B. Pain, and E. Fossum, \CMOS active pixel sensor with on-chip
successive approximation analog-to-digital converter," IEEE Transactions on
Electron Devices, vol. 44, pp. 1759{1763, Oct. 1997.
[99] S. Decker, D. McGrath, K. Brehmer, and C. Sodini, \A 256x256 CMOS imaging
array with wide dynamic range pixels and column-parallel digital output," IEEE
Journal of Solid-State Circuits, vol. 33, pp. 2081{2091, Dec. 1998.
[100] M. Mase, S. Kawahito, M. Sasaki, and Y. Wakamori, \A 19.5b dynamic range
CMOS image sensor with 12b column-parallel cyclic a/d converters," in Proc.
Digest of Technical Papers Solid-State Circuits Conference ISSCC. 2005 IEEE
International (S. Kawahito, ed.), pp. 350{603 Vol. 1, 2005.
[101] Y. Nitta, Y. Muramatsu, K. Amano, T. Toyama, JunYamamoto, K. Mishina,
A. Suzuki, T. Taura, A. Kato, M. Kikuchi, Y. Yasui, H. Nomura, and
N. Fukushima, \High-speed digital double sampling with analog CDS on col-
umn parallel ADC architecture for low-noise active pixel sensor," in Proc.
110
IEEE International Conference Digest of Technical Papers Solid-State Circuits,
pp. 2024{2031, Feb. 6{9, 2006.
[102] C. Xu, W. Zhang, W.-H. Ki, and M. Chan, \A 1.0-v v/sub dd/ CMOS active-
pixel sensor with complementary pixel architecture and pulsewidth modulation
fabricated with a 0.25mCMOS process," IEEE Journal of Solid-State Circuits,
vol. 37, pp. 1853{1859, Dec. 2002.
[103] J. Coulombe, M. Sawan, and C. Wang, \Variable resolution CMOS current
mode active pixel sensor," in Proc. of the IEEE International Symposium on
Circuits and Systems (ISCAS), vol. 2, (Geneva), pp. 293{296, 28-31 May 2000.
[104] Z. Zhou, B. Pain, and E. Fossum, \A CMOS imager with on-chip variable
resolution for light-adaptive imaging," in Proc. Digest of Technical Papers 45th
IEEE International Solid-State Circuits Conference, pp. 174{175,433, 5{7 Feb.
1998.
[105] A. Bermak and Y.-F. Yung, \A DPS array with programmable resolution and
recongurable conversion time," IEEE Transactions on Very Large Scale Inte-
gration (VLSI) Systems, vol. 14, pp. 15{22, Jan. 2006.
[106] Y. Audet and G. Chapman, \Design of a self-correcting active pixel sensor," in
Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI
Systems, pp. 18{26, 24{26 Oct. 2001.
[107] G. Chapman, S. Djaja, D. Cheung, Y. Audet, I. Koren, and Z. Koren, \A self-
correcting active pixel sensor using hardware and software correction," IEEE
Design & Test of Computers, vol. 21, pp. 544{551, Nov{Dec 2004.
[108] W. Zhang, M. Chan, H. Wang, and P. Ko, \Building hybrid active pixels for
CMOS imager on SOI substrate," in Proc. IEEE International SOI Conference,
pp. 102{103, 4{7 Oct. 1999.
[109] Y. Degerli, F. Lavernhe, P. Magnan, and J. Farre, \Analysis and reduction
of signal readout circuitry temporal noise in CMOS image sensors for low-light
levels," IEEE Transactions on Electron Devices, vol. 47, pp. 949{962, May 2000.
[110] B. Pain, G. Yang, M. Ortiz, K. McCarty, B. Hancock, J. Heynssens, T. Cun-
ningham, C. Wrigley, and C. Ho, \A single-chip programmable digital CMOS
111
imager with enhanced low-light detection capability," in Proc. Thirteenth In-
ternational Conference on VLSI Design (G. Yang, ed.), pp. 342{347, 2000.
[111] I. Shcherback and O. Yadid-Pecht, \Photoresponse analysis and pixel shape
optimization for cmos active pixel sensors," IEEE Transactions on Electron
Devices, vol. 50, pp. 12{18, Jan. 2003.
[112] M. Kasano, Y. Inaba, M. Mori, S. Kasuga, T. Murata, and T. Yamaguchi, \A
2.0m pixel pitch MOS image sensor with an amorphous Si lm color lter,"
in Proc. Digest of Technical Papers IEEE International Solid-State Circuits
Conference ISSCC (Y. Inaba, ed.), pp. 348{603 Vol. 1, 2005.
[113] K.-B. Cho, C. Lee, S. Eikedal, A. Baum, J. Jiang, C. Xu, X. Fan, and R. Kau-
man, \A 1/2.5 inch 8.1Mpixel CMOS image sensor for digital cameras," in Proc.
Digest of Technical Papers. IEEE International Solid-State Circuits Conference
ISSCC (C. Lee, ed.), pp. 508{618, 2007.
[114] M. Furuta, T. Inoue, Y. Nishikawa, and S. Kawahito, \A 3500fps high-speed
cmos image sensor with 12b column-parallel cyclic a/d converters," in Proc.
Digest of Technical Papers VLSI Circuits 2006 Symposium on (T. Inoue, ed.),
pp. 21{22, 2006.
[115] S. Sugawa, N. Akahane, S. Adachi, K. Mori, T. Ishiuchi, and K. Mizobuchi, \A
100 db dynamic range CMOS image sensor using a lateral overow integration
capacitor," in Proc. Digest of Technical Papers Solid-State Circuits Conference
ISSCC. 2005 IEEE International (N. Akahane, ed.), pp. 352{603 Vol. 1, 2005.
[116] N. Akahane, S. Sugawa, S. Adachi, and K. Mizobuchi, \Wide dynamic range
CMOS image sensors for high quality digital camera, security, automotive and
medical applications," in Proc. 5th IEEE Conference on Sensors (S. Sugawa,
ed.), pp. 396{399, 2007.
[117] P. Lichtsteiner, C. Posch, and T. Delbruck, \A 128 x 128 120db 30mw asyn-
chronous vision sensor that responds to relative intensity change," in Proc.
IEEE International Conference Digest of Technical Papers Solid-State Circuits,
pp. 2060{2069, Feb. 6{9, 2006.
112
[118] C. Posch, M. Hofstatter, M. Litzenberger, D. Matolin, N. Donath, P. Schon,
and H. Garn, \Wide dynamic range, high-speed machine vision with a 2x256
pixel temporal contrast vision sensor," in Proc. IEEE International Symposium
on Circuits and Systems ISCAS 2007, pp. 1196{1199, 27{30 May 2007.
[119] S. Kleinfelder, S. Lim, X. Liu, and A. El Gamal, \A 10000 frames/s cmos digital
pixel sensor," IEEE Journal of Solid-State Circuits, vol. 36, pp. 2049{2059, Dec.
2001.
[120] M. Law and A. Bermak, \A cmos image sensor using variable reference time
domain encoding," in Proc. IEEE International Symposium on Circuits and
Systems ISCAS 2007, pp. 2399{2402, 27{30 May 2007.
[121] C.-H. Lai, Y.-C. King, and S.-Y. Huang, \A 1.2-V 0.25-m clock output pixel
architecture with wide dynamic range and self-oset cancellation," IEEE Sen-
sors Journal, vol. 6, pp. 398{405, April 2006.
[122] Z. Shi and M. Brooke, \CMOS digital pixel sensor with multiple reference, mul-
tiple sampling dynamic range enhancement," in Proc. 49th IEEE International
Midwest Symposium on Circuits and Systems MWSCAS '06, vol. 1, pp. 694{
697, 6{9 Aug. 2006.
[123] M. Sakakibara, S. Kawahito, D. Handoko, N. Nakamura, H. Satoh, M. Hi-
gashi, K. Mabuchi, and H. Sumi, \A high-sensitivity CMOS image sensor with
gain-adaptive column ampliers," IEEE Journal of Solid-State Circuits, vol. 40,
pp. 1147{1156, May 2005.
[124] H. Rhodes, G. Agranov, C. Hong, U. Boettiger, R. Mauritzson, J. Ladd, I. Kara-
sev, J. McKee, E. Jenkins, W. Quinlin, I. Patrick, J. Li, X. Fan, R. Panicacci,
S. Smith, C. Mouli, and J. Bruce, \CMOS imager technology shrinks and im-
age performance," in Proc. IEEE Workshop on Microelectronics and Electron
Devices, pp. 7{18, 2004.
[125] E. Fossum, \CMOS image sensors: electronic camera-on-a-chip," in IEEE
Transactions on Electron Devices, vol. 44, pp. 1689{1698, Oct. 1997.
113
[126] B. Ackland and A. Dickinson, \Camera on a chip," Solid-State Circuits Confer-
ence, 1996. Digest of Technical Papers. 42nd ISSCC., 1996 IEEE International,
pp. 22{25, 412, Feb 1996.
[127] D. Ong, \An all-implanted ccd/cmos process," IEEE Transactions on Electron
Devices, vol. 28, pp. 6{12, Jan 1981.
[128] R. Lange, P. Seitz, A. Biber, and S. C. Lauxtermann, \Demodulation pixels in
CCD and CMOS technologies for time-of-ight ranging," Proceedings of SPIE
Sensors and Camera Systems for Scientic, Industrial, and Digital Photography
Applications, vol. 3965, pp. 177{188, May 2000.
[129] S. Mendis, S. Kemeny, R. Gee, B. Pain, C. Staller, Q. Kim, and E. Fossum,
\Cmos active pixel image sensors for highly integrated imaging systems," IEEE
Journal of Solid-State Circuits, vol. 32, pp. 187{197, Feb. 1997.
[130] Unknown Author, \Photodiode characteristics," tech. rep., OSI Optoelectronics
- UDT Sensors Inc.
[131] P. Noble, \Self-scanned silicon image detector arrays," IEEE Transactions on
Electron Devices, vol. 15, pp. 202{209, April 1968.
[132] T. Swe and K. Yeo, \An accurate photodiode model for DC and high frequency
SPICE circuit simulation," in Technical Proceedings of the 2001 International
Conference on Modeling and Simulation of Microsystems, vol. 1 of Nanotech
2001: Chapter 7: Applications: MEMS, Sensors, 2001.
[133] M. Horowitz, \MOS transistors switch and gate logic." Computer Systems Lab-
oratory, Stanford University.
[134] Unknown Author, \SCMOS layout rules: CAP TOP METAL for SCMOS
DEEP and SUBM," tech. rep., MOSIS.
[135] A. D. Doljanu and M. Sawan, \3d reconstruction of dynamic scenes dedi-
cated to an image sensor of a visual intracortical stimulator," in Proc. In-
ternational Workshop on Computer Architecture for Machine Perception and
Sensing CAMP 2006, pp. 177{178, 18{20 Aug. 2006.
114
[136] A. D. Doljanu and M. Sawan, \3d shape acquisition system dedicated to a visual
intracortical stimulator," in Proc. IEEE International Symposium on Circuits
and Systems ISCAS 2007, pp. 1313{1316, 27{30 May 2007.
[137] T. Sowlati, V. Vathulya, and D. Leenaerts, \High density capacitance struc-
tures in submicron CMOS for low power RF applications," in Proc. Low Power
Electronics and Design, International Symposium on, pp. 243{246, 2001.
[138] D. Johns and K. Martin, Analog Integrated Circuit Design. Wiley, 1 ed., Novem-
ber 1996.
[139] G. E. Smith, \Charge transfer devices," Reliability Physics Symposium, 1971.
9th Annual, pp. 29{32, Mar. 1971.
[140] W. Boyle and G. Smith, \The inception of charge-coupled devices," IEEE
Transactions on Electron Devices, vol. 23, pp. 661{663, Jul. 1976.
[141] G. E. Smith, \The invention of the CCD," Nuclear Instruments and Methods
in Physics Research Section A: Accelerators, Spectrometers, Detectors and As-
sociated Equipment, vol. 471, pp. 1{5, September 2001.
[142] R. Atkins, \Inventors of charge-coupled device and founders of learning factory
receive highest engineering honors for 2006." National Academy of Engineering
Press Release, Jan. 2006.
[143] Lucent Technologies Bell Labs, \CCD historic images." Draper Prize, 2006.
[144] B. Johnstone, We Were Burning: Japanese Entrepreneurs and the Forging of
the Electronic Age. New York: Basic Books, 1999.
[145] C. Chan and S. Chamberlain, \A ccd serial to parallel shift register," IEEE
Journal of Solid-State Circuits, vol. 8, pp. 388{391, Oct. 1973.
[146] D. Barbe, D. Barbe, W. Baker, and K. Davis, \Signal processing with charge-
coupled devices," IEEE Transactions on Electron Devices, vol. 25, no. 2,
pp. 108{125, 1978.
[147] L. Terman and L. Heller, \Overview of ccd memory," IEEE Journal of Solid-
State Circuits, vol. 11, pp. 4{10, Feb 1976.
115
[148] T. Mikolajick, M. Specht, N. Nagel, T. Mueller, S. Riedel, F. Beug, T. Melde,
and K.-H. Kusters, \The future of charge trapping memories," in Proc. Inter-
national Symposium on VLSI Technology, Systems and Applications VLSI-TSA
2007 (M. Specht, ed.), pp. 1{4, 2007.
[149] M. White, D. Lampe, F. Blaha, and I. Mack, \Charge-coupled device (ccd)
imaging at low light levels," Electron Devices Meeting, 1972 International,
vol. 18, pp. 190{190, 1972.
[150] J. Barton, J. Cheek, T.F., D. Collins, S. Emmons, J. Harris, J. Schroeder,
F. Skaggs, and E. Ward, \Charge coupled device imaging," Electron Devices
Meeting, 1972 International, vol. 18, pp. 190{192, 1972.
[151] Y. Ishihara, E. Oda, H. Tanigawa, A. Kohno, N. Teranishi, E. Takeuchi,
I. Akiyama, and T. Kamata, \Interline CCD image sensor with an antibloom-
ing structure," IEEE Transactions on Electron Devices, vol. 31, pp. 83{88, Jan
1984.
[152] D. Barbe, \Charge-coupled device and charge-injection device imaging," IEEE
Transactions on Electron Devices, vol. 23, pp. 177{182, Feb. 1976.
[153] A. Tsukamoto, W. Kamisaka, H. Senda, N. Niisoe, H. Aoki, T. Otagaki,
Y. Shigeta, M. Asaumi, Y. Miyata, Y. Sano, T. Kuriyama, and S. Terakawa,
\High sensitivity pixel technology for a 1/4-inch PAL 430 k pixel IT-CCD,"
in Proc. Custom Integrated Circuits Conference the IEEE 1996 (W. Kamisaka,
ed.), pp. 39{42, 1996.
[154] H. Sekine, N. Suzuki, H. Goto, M. Ogino, and M. Watanabe, \A CCD image
sensor using microdefect wafer technology," IEEE International Conference on
Consumer Electronics, pp. 106{107, 1982.
[155] N. Koike, I. Takemoto, K. Sato, H. Matsumaru, M. Ashikawa, and M. Kubo,
\An NPN structure 484 x 384 MOS imager for a single-chip color camera,"
IEEE International Solid-State Circuits Conference Digest of Technical Papers,
vol. XXII, pp. 192{193, Feb. 1979.
116
[156] K. Horii, T. Kuroda, and S. Matsumoto, \A new conguration of CCD imager
with a very low smear level - FIT-CCD imager," IEEE Transactions on Electron
Devices, vol. 31, pp. 904{909, Jul 1984.
[157] N. Teranishi and Y. Ishihara, \Smear reduction in the interline CCD image
sensor," IEEE Transactions on Electron Devices, vol. 34, pp. 1052{1056, May
1987.
[158] S. Ohba, M. Nakai, H. Ando, K. Takahashi, M. Masuda, I. Takemoto, and T. Fu-
jita, \Vertical smear noise model for MOS-type color imager," IEEE Transac-
tions on Electron Devices, vol. 32, pp. 1407{1410, Aug 1985.
[159] K. Sakakibara, H. Yamamoto, S. Maegawa, H. Kawashima, Y. Nishioka, M. Ya-
mawaki, S. Asai, N. Tsubouchi, T. Okumura, and J. Fujino, \A 1" format 1.5 m
pixel IT-CCD image sensor for an HDTV camera system," IEEE Transactions
on Consumer Electronics, vol. 37, no. 3, pp. 487{493, 1991.
[160] M. Furumiya, Y. Kawakami, I. Murakami, M. Morimoto, N. Mutoh, K. Orihara,
K. Hatano, S. Suwazono, K. Arai, N. Teranishi, and Y. Hokari, \A attened-
pear shaped photodiode structure for low smear and high sensitivity ccd im-
age sensors," in Proc. International Electron Devices Meeting Technical Digest,
pp. 713{716, 11{14 Dec. 1994.
[161] A. Tanabe, Y. Kudoh, Y. Kawakami, K. Masubuchi, S. Kawai, T. Yamada,
M. Morimoto, K. Arai, K. Hatano, M. Furumiya, Y. Nakashiba, N. Mutoh,
K. Orihara, and H. Teranishi, \Dynamic range improvement by narrow-channel
eect suppression and smear reduction technologies in small pixel it-ccd image
sensors," in Proc. International Electron Devices Meeting IEDM '98 Technical
Digest, pp. 41{44, 6{9 Dec. 1998.
[162] N. Teranishi, A. Kohono, Y. Ishihara, E. Oda, and K. Arai, \No image lag
photodiode structure in the interline CCD image sensor," International Electron
Devices Meeting, vol. 28, pp. 324{327, 1982.
[163] N. Teranishi, A. Kohno, Y. Ishihara, E. Oda, and K. Arai, \An interline CCD
image sensor with reduced image lag," IEEE Transactions on Electron Devices,
vol. 31, pp. 1829{1833, Dec 1984.
117
[164] M. Sasaki, Y. Koya, H. Yamashita, S. Ohsawa, R. Miyagawa, H. Ihara,
N. Sakuma, H. Nozaki, Y. Matsunaga, A. Furukawa, H. Honda, and S. Manabe,
\A 2/3 inch 400 k pixel sticking-free stack-ccd image sensor," in Proc. IEEE
International Solid-State Circuits Conference Digest of Technical Papers. 40th
ISSCC, pp. 186{187,287, 24{26 Feb. 1993.
[165] G. Johnston, \Charge-coupled device (CCD) imaging arrays," tech. rep., NASA,
1997.
[166] I. Akiyama, T. Tanaka, E. Oda, T. Kamata, K. Masubuchi, K. Arai, and Y. Ishi-
hara, \A 1280 x 980 pixel CCD image sensor," in Proc. Solid-State Circuits
Conference. Digest of Technical Papers. 1986 IEEE International, pp. 96{97,
Volume XXIX,&eb 1986.
[167] E. Stevens, T.-H. Lee, D. Nicols, C. Anagnostopoulos, B. Berkey, W. Chang,
T. Kelly, R. Khosla, D. Losee, and T. Tredwell, \A 1.4-million-element CCD
image sensor," IEEE International Solid-State Circuits Conference. Digest of
Technical Papers, vol. XXX, pp. 114{115, Feb. 1987.
[168] T. Chikamura, Y. Miyata, K. Yano, Y. Ohta, S. Fujiwara, Y. Terui, M. Yoshino,
M. Nakayama, and M. Fukai, \A ccd imager overlaid with a thin-lm pho-
todetector of a heterojunction znse-zn-xde," IEEE Transactions on Electron
Devices, vol. 30, pp. 1386{1391, Oct 1983.
[169] S. Manabe, Y. Mastunaga, A. Furukawa, K. Yano, Y. Endo, R. Miyagawa,
Y. Iida, Y. Egawa, H. Shibata, H. Nozaki, N. Sakuma, and N. Harada, \A
2-million-pixel ccd image sensor overlaid with an amorphous silicon photocon-
version layer," IEEE Transactions on Electron Devices, vol. 38, pp. 1765{1771,
Aug. 1991.
[170] K. Mashiko, M. Nagatomo, K. Arimoto, Y. Matsuda, K. Furutani, T. Mat-
sukawa, T. Yoshihara, and T. Nakano, \A 90ns 4Mb DRAM in a 300 mil DIP,"
Solid-State Circuits Conference. Digest of Technical Papers. 1987 IEEE Inter-
national, vol. XXX, pp. 12{13, Feb. 1987.
[171] G. Fuse, H. Ogawa, K. Tateiwa, I. Nakao, S. Odanaka, M. Fukumoto,
H. Iwasaki, and T. Ohzone, \A practical trench isolation technology with a novel
118
planarization process," Electron Devices Meeting, 1987 International, vol. 33,
pp. 732{735, 1987.
[172] M. Tabei, K. Kobayashi, and M. Shizukuishi, \A new CCD architecture of high-
resolution and sensitivity for color digital still picture," IEEE Transactions on
Electron Devices, vol. 38, pp. 1052{1058, May 1991.
[173] S. Chen and R. Ginosar, \Adaptive sensitivity ccd image sensor," in Proc. 12th
IAPR International Conference on Pattern Recognition Vol. 3 - Conference C:
Signal Processing, pp. 363{365, October 9{13, 1994.
[174] C. Sequin, \Two-dimensional charge-transfer arrays," IEEE Journal of Solid-
State Circuits, vol. 9, pp. 134{142, Jun 1974.
[175] B. Burke, R. Reich, E. Savoye, and J. Tonry, \An orthogonal-transfer ccd im-
ager," IEEE Transactions on Electron Devices, vol. 41, pp. 2482{2484, Dec.
1994.
[176] D. Smith, A. Holland, A. Martin, D. Burt, T. Eaton, and R. Steward, \De-
velopment and testing of a 2-d transfer ccd," IEEE Transactions on Electron
Devices, vol. 53, pp. 2748{2754, Nov. 2006.
[177] S. Kawamoto, Y. Watanabe, Y. Otsuka, and T. Narabu, \A CCD color linear
image sensor employing new transfer method," IEEE Transactions on Con-
sumer Electronics, vol. 37, no. 3, pp. 481{486, 1991.
[178] E. Stevens, B. Burkey, D. Nichols, Y. Yee, D. Losee, T.-H. Lee, T. Tredwell, and
R. Khosla, \A 1-megapixel, progressive-scan image sensor with antiblooming
control and lag-free operation," IEEE Transactions on Electron Devices, vol. 38,
pp. 981{988, May 1991.
[179] M. Kiik, C. Flood, G. Weale, and S. Gareth Ingram, \Frame transfer area array
sensor with vertical antiblooming and novel readout for enhanced performance,"
in Proc. International Electron Devices Meeting Technical Digest (C. Flood,
ed.), pp. 189{192, 1997.
[180] G. R. Hopkinson and D. H. Lumb, \Noise reduction techniques for CCD image
sensors," Journal of Physics E: Scientic Instruments, vol. 15, no. 11, pp. 1214{
1222, 1982.
119
[181] S. Ohba, M. Nakai, H. Ando, S. Hanamura, S. Shimda, K. Satoh, K. Takahashi,
M. Kubo, and T. Fujita, \MOS area sensor: Part ii { low-noise MOS area sensor
with antiblooming photodiodes," IEEE Journal of Solid-State Circuits, vol. 15,
pp. 747{752, Aug. 1980.
[182] Y. Hiroshima, S. Matsumoto, K. Senda, T. Kuriyama, K. Horii, T. Kuroda,
T. Kunii, and H. Mizuno, \Elimination of xed pattern noise in super-8 format
ccd image sensor by the use of epitaxial wafers," in Proc. International Electron
Devices Meeting, vol. 30, pp. 32{35, 1984.
[183] M. Ohbo, I. Akiyama, and T. Tanaka, \A new noise suppression method for
high-denition CCD cameras," IEEE Transactions on Consumer Electronics,
vol. 35, no. 3, pp. 368{374, 1989.
[184] Y. Matsunaga and S. Ohsawa, \A 1/3-in interline transfer CCD image sensor
with a negative-feedback-type charge detector," IEEE Journal of Solid-State
Circuits, vol. 26, no. 12, pp. 1902{1906, 1991.
[185] J. Hynecek, \Theoretical analysis and optimization of cds signal processing
method for ccd image sensors," IEEE Transactions on Electron Devices, vol. 39,
pp. 2497{2507, Nov 1992.
[186] K. Irie, A. E. McKinnon, K. Unsworth, and I. M. Woodhead, \A technique
for evaluation of ccd video-camera noise," IEEE Transactions on Circuits and
Systems for Video Technology, vol. 18, no. 2, pp. 280{284, 2008.
[187] S. Yamaguchi, M. Kimura, J. Hosokawa, and Y. Takemura, \Stereoscopic video
movie camera `3D-CAM'," IEEE International Conference on Consumer Elec-
tronics, pp. 178{179, 8-10 Jun 1988.
[188] Y. Takemura, M. Kimura, S. Yamaguchi, J. Hosokawa, and Y. Arafune, \Stereo-
scopic video movie camera using 300K pixel IT-CCD sensors," IEEE Transac-
tions on Consumer Electronics, vol. 37, no. 1, pp. 39{44, 1991.
[189] T. Yamada, K. Hatano, M. Morimoto, Y. Nakashiba, S. Uchiya, A. Tan-
abe, Y. Kawakami, T. Nakano, S. Kawai, S. Suwazono, H. Utsumi, S. Katoh,
D. Syohji, Y. Taniji, N. Mutoh, K. Orihara, N. Teranishi, and Y. Hokari, \A
120
&inch 1.3 m-pixel progressive-scan it-ccd for still and motion picture applica-
tions," in Proc. Digest of Technical Papers Solid-State Circuits Conference 45th
ISSCC 1998 IEEE International, pp. 178{179,434, 5{7 Feb. 1998.
[190] M. Furumiya, S. Suwazono, M. Morimoto, Y. Nakashiba, Y. Kawakami,
T. Nakano, T. Satoh, S. Katoh, D. Syohji, H. Utsumi, H. A10 Utsumi, Y. Taniji,
Y. A11 Taniji, N. Mutoh, N. A12 Mutoh, K. Orihara, K. A13 Orihara, N. Teran-
ishi, N. A14 Teranishi, and Y. Hokari, Y. A15 Hokari, \A 30 frame/s 2/3
inch 1.3m pixel progressive scan it-ccd image sensor," in Proc. IEEE Interna-
tional Solid-State Circuits Conference Digest of Technical Papers. 44th ISSCC
(S. Suwazono, ed.), pp. 188{189, 454, 1997.
[191] H. Van Kuijk, J. Bosiers, A. Kleimann, L. Le Cam, J. Maas, H. Peek, and
C. Peschel, \Sensitivity improvement in progressive-scan FT-CCDs for digital
still camera applications," in Proc. IEDM Technical Digest Electron Devices
Meeting International (J. Bosiers, ed.), pp. 689{692, 2000.
[192] L. Le Cam, J. Bosiers, A. Kleimann, H. van Kuijk, J. Maas, M. Beenhakkers,
H. Peek, P. de Rijt, and A. Theuwissen, \A 1/1.8" 3M pixel FT-CCD with
on-chip horizontal sub-sampling for DSC applications," in Proc. Digest of Tech-
nical Papers Solid-State Circuits Conference ISSCC. 2002 IEEE International
(J. Bosiers, ed.), vol. 1, pp. 34{442 vol.1, 2002.
[193] M. Oda, T. Kaida, S. Izawa, T. Ogo, K. Itsumi, Y. Okada, and K. Sasada, \A
1/4.5in 3.1m pixel FT-CCD with 1.56 /spl mu/m pixel size for mobile appli-
cations," in Proc. Digest of Technical Papers Solid-State Circuits Conference
ISSCC. 2005 IEEE International (T. Kaida, ed.), pp. 346{602 Vol. 1, 2005.
[194] K. Fife, A. El-Gamal, and H.-S. P. Wong, \A 0.5m pixel frame-transfer CCD
image sensor in 110nm CMOS," in Proc. IEEE International Electron Devices
Meeting IEDM 2007 (A. El Gamal, ed.), pp. 1003{1006, 2007.
[195] M. Cohen, F. Roy, D. Herault, Y. Cazaux, A. Gandol, J. Reynard, C. Cow-
ache, E. Bruno, T. Girault, J. Vaillant, F. Barbier, Y. Sanchez, N. Hotellier,
O. LeBorgne, C. Augier, A. Inard, T. Jagueneau, C. Zinck, J. Michailos, and
E. Mazaleyrat, \Fully optimized Cu based process with dedicated cavity etch for
121
1.75A^>m and 1.45A^>m pixel pitch CMOS image sensors," in Proc. International
Electron Devices Meeting IEDM '06 (F. Roy, ed.), pp. 1{4, 2006.
[196] T. Etoh and H. Mutoh, \High-speed imaging device." US Patent 6972795, Dec.
2005.
[197] T. G. Etoh, C. V. Le, Y. Hashishin, N. Otsuka, K. Takehara, H. Ohtake,
T. Hayashida, and H. Maruyama, \Evolution of ultra-high-speed CCD im-






The schematics were drawn based on the architectures described in Chapter 4. Sim-
ulations were conducted, and transistor sizes were optimized to obtain an adequate
response, decrease the oset of the comparator, make sure the memory is able to
store a value for an appropriate length of time, and that the values can be shifted out
of the pixels. For the sake of brevity, schematic simulations will not be reproduced
in this document. Simulations will be limited to Post-Layout ones that are deemed
more substantial and that better reect reality and parasitics.
A.2 Verilog and Verilog-A Implementation
The digital clocking sequences were implemented in Verilog. This allowed us to
integrate both the external controller and the ASIC in our simulations. So we mainly
had a \black box" coded in Verilog that supplied clocking voltages to another \box"
which is the ASIC. Figure A.1 shows an example of a mixed simulation which includes
a component that generates the clocking signals in the upper-left corner with a reset
signal and a clock as inputs, inverters implemented in Verilog-A to change the clocking
voltages to the required values by our schematic, and the schematic.
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Figure A.1 Example of Mixed Simulation: Verilog, Verilog-A, Schematic
A.3 Layout Implementation, Issues and Consider-
ations
The layout was optimized to be compact and to avoid unnecessary spaces, while still
satisfying DRC rules and having an optimal pixel-tiling ability. Several issues arose
and several considerations were taken into account while doing the layout of the chip.
These will be detailed in the following discussion. Minimal dimensions and optimal
layout are key for image sensor design to get reduced pixel sizes.
A.3.1 Minimum Well Spacing
Another thing that became an issue was the design rules forcing a minimum spacing
between N-Wells. This spacing was even more substantial for thick-oxide transistor
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wells. The design had to be carefully manipulated so that tiling the pixels next to each
other did not create any Design Rule Check (DRC) violations. Moreover, since the
3T NMOS per-pixel memory was traded in for a simpler (but more transistor-hungry)
architecture because of leakage in CMOS 90nm, the memory implementation required
PMOS transistors. This made it quite challenging to be able to place the Photodiode
well, thick oxide reset PMOS transistor well, and memory PMOS transistors wells
in a smart conguration to minimize the size of the pixel while still avoiding having
unused space between the pixels. Figure A.2 shows the layout for a single pixel.
Figure A.2 Pixel Layout
A.3.2 Pixel Signals Routing
Each pixel requires a substantial amount of clocking signals to be routed in, not to
mention supply voltages (2.5V, 1V and Ground), as well as requiring data buses to
be routed in (Digital Ramp) and out (Memory Content Readout). Manually routing
pixels one by one is cumbersome, and next to impossible with the exponential increase
in the size of the matrix with the increase in resolution. To avoid that, the pixel layout
was carefully designed so that the signal wires passing through the array would be
connected simply by aligning the pixels next to each other. This made it possible to
increase the array size simply by creating an array of these cells without having to
worry about a connection overhead. Figure A.3 shows a matrix of 2x2 pixels.
125
Figure A.3 2x2 Pixel Matrix Layout
A.3.3 Capacitance
Several Metal-Metal capacitor architectures have been put forth. Sowlati et al. de-
scribe, implement and compare some of these architectures [137]. Table A.1 summa-
rizes their ndings.
Taking these into consideration, alongside with the available area and metal layers,
to select the optimal capacitor conguration for the space at hand, several architec-
tures were implemented in layout, extracted, and compared. Table A.2 shows the
results of that comparison.
For our application, the use of so many layers is not possible because we would
no longer be able to add transistors underneath and route signals. Our technology of
choice being the CMOS 90nm technology, seven metal layers are oered. Layers M1
and M2 were used for connecting the pixel circuit. Layer M3 and M4 were used to
route the signal in and out of the pixel. This left us with layers M5 through M7 to
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Table A.1 Capacitance Densities with Various Architectures [137]
0:25m 0:25m 0:18m 0:18m
Architecture Extracted Measured Extracted Measured
Metal-Sandwich 0.15 0.18 0.22 0.22
Pillar Stripe 0.5 0.44 0.69 0.66
Ring 0.46 0.4 0.71 0.63
IM 0.34 0.33 0.55 0.55
Horseshoe 0.53 0.38 0.69 0.52
IMS 0.42 0.33 0.59 0.5
Table A.2 Capacitance Extraction Simulation Results Area = 20m  20m =
400m2
Capacitance Type Capacitance Capacitance Density
Parallel Plates 18:4fF 0:0471fF=m2
Comb 101:79fF 0:2545fF=m2
Comb with Vias 95:84fF 0:2396fF=m2
be used to form a capacitor.
Layer M5 was used as a plate to decrease the inuence on the circuitry underneath
and was connected to the less sensitive node to decrease the eect of parasitics, while
layers M6 and M7 were divided into alternating ngers to increase the capacitance
density. This allowed us to achieve an extracted capacitance of around 14:9fF for a
total area of around 60m2 which boils down to a capacitance density of 0:25fF=m2.
The actual metal area is 27:5m2 with a perimeter of 203:48m.
A.3.4 Buers
Buers were added to each column bus to make sure that the contents of the memories
read out from the pixels are turned into valid digital values before reaching the shift
register to be shifted out of the image sensor chip. Buers were also added to the
column buses to connect them or disconnect them from each other and from the 8-bit
digital ramp input to the chip.
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A.3.5 Shift Registers
Shift registers are used to shift out the frame pixel by pixel out of the image sensor.
The shift register has a length equal to that of a row of the pixel matrix and readout
is performed by loading a new row (all the pixels simultaneously) in the register and
then shifting out the pixels one by one; followed by another row and so on.
Figure A.4 shows a representative subcircuit of the chip combining pixels, shift
registers, and buers.
A.3.6 Chip Area and Number of Pads
The silicon area attributed by CMC was limited to 1:0mm2. This did not hinder
us in the design itself, but it did lead to issues due to the high number of required
inputs to and outputs from the chip. The CMOS 90nm technology itself (with the
CMC design rules) requires a maximum spacing between VDD and Ground pads that
are required for both supply of the core, and of the ring. This not to mention the
required ESD Clamps. So basically, insucient available pads became an issue. To
try and circumvent that, the initial architecture that used a decoder to select the
row of the pixel matrix to be read out was traded in for a shift register - which
requires less inputs. Moreover, signals that required their complements to be input
as well were inverted on-chip. Also, the inputs and outputs of the Test Module were
multiplexed with other signals - reuse being the only option. This did also have an
adverse eect on the number of possible Test Modules in our chip (which ended up
having to be limited to a single one) and to the number of signals that can be used
to probe the dierent nodes of that test module - which also had to be limited to the
bare minimum. Figure A.5 shows the layout of the complete chip with the pads.
A.4 Test Module
Due to the lack of chip area, and the resulting reduced number of available pads,
the number of test modules in this chip was limited to a single entity whose signals
had to be superimposed with other signals with two pertinent signals representing
VFOLLOWER and MemEn. The former can be used as an output to see if the photo-
sensing circuit is operating properly or as an input to control one of the comparator's
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Figure A.4 Representative Circuit Layout
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Figure A.5 Chip with Pads
eration of the comparator. The clocking signal and supply voltages are shared with
the rest of the chip and pixels.
A.5 Other Layout Details and Considerations
LVS was conducted on a pixel-level and on a representative part of matrix, and then
on the whole matrix. The photodiodes, however, were not considered in this LVS. The
parameters had to be changed for the LVS to successfully pass. Moreover, since the
layout process was aimed at having the highest capacitance possible for the capacitor
in the comparator, the nal value of the capacitance was determined by extracting
the layout, and the schematic was then updated with this value prior to reconducting
the LVS. DRC was successfully conducted using Calibre on our local Cadence copies,
as well as on the CMC's server. Antennae errors were generated by the DRC on the
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CMC server. To deal with that, diodes were added between the metal wires and the
substrate.
The CMOS 90nm process oered by the CMC also covers the whole chip by
\tiles". If this is not explicitly specied, the photodiode will end up being covered,
and hence light will not be able to reach the photosensitive element. To avoid that,





Since the chip requires external clocking signals and biasing, a PCB is required. The
external controller was designed to be exible and to accommodate this chip and give
enough leeway to be reused in any eventual designs using similar packages of an image
sensor chip or of any other chip with the same package that requires external control.
The external controller comprises several modules: an FPGA board to supply
the digital clocking signals, and a custom-made PCB to supply biasing, analog, and
power signals alongside with any other required nuances, and a computer to visualize
the output of the chip.
This, however, does pertain to an ideal case. In reality, several intermediate
strategies were devised. A logic analyzer was used to supply and to probe signals, as
well as an oscilloscope, a ramp generator, and a frequency generator.
The ideal setup aimed at is shown in Figure B.1.
Figure B.1 Ideal Overall Test Setup
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B.1 Custom PCB
One of the main goals behind the design of this PCB was to make it exible and
reusable. This was achieved by connecting it to a reprogrammable FPGA board, and
by adding jumpers on the board to manage connections.
The PCB comprises a socket for the sensor chip, connectors that plug directly into
the FPGA board that is the topic of Section B.2, a connector to draw power from
a wall supply (instead of having to use a DC power supply), voltage dividers, DACs
to supply reference voltages and biasing currents to the chip, and of course plenty of
pins to probe intermediate and nal signals leading to a chip socket corresponding to
an 84-PGA package. A 120 MHz Oscillator (3HM57) is also added that can be input
to the FPGA and whose frequency can very easily be reduced in VHDL.
B.1.1 Power Supply
The image sensor chip in itself requires several supply voltages, and the other chips
required on the PCB necessitate even more supply voltages. To avoid having to
use several DC power supplies - which can be both cumbersome and impractical, an
AC adaptor plug was added to the PCB that is connected to a voltage regulator
(LM2937-5V) that would supply 5V to the entire PCB. This voltage would go to
voltage regulators on the chip that would supply the remaining voltage levels to the
dierent modules. LM2937-2PT5 is a voltage regulator that supplies 2.5V, LP3879
supplies the 1V required by the image sensor chip, and LM1086-33 the 3.3V required
by other chips on the PCB.
B.1.2 Ramp Generator DAC
The image sensor requires an analog ramp signal alongside with its 8-bit digital equiv-
alent to be input to it. To achieve that, the FPGA module generates the digital values
that are input both to the image sensor chip and to a DAC. A high-speed parallel
input DAC from Analog Devices (AD7305) is used to convert the digital 256 counter
to an analog value. The parallel input structure was chosen instead of a serial input
one to reduce the lag between the digital and the analog inputs to the image sensor.
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B.1.3 Voltage Reference DAC
A DAC from National Instruments (DAC084S085) was selected, having an 8-bit pre-
cision . This DAC also has several outputs that can be programmed ONCE and kept
the same, so it can be used to supply several reference signals. It is used to supply
both the VRST signal that is used to set the reset voltage of the PDs and nBIAS signal
that controls the n-transistor connected to the PD. This DAC, however, uses serial
input (the value of the biases is ideally not supposed to vary for a single mode of
operation, so in that way we can save on the number of signals required. Of course,
the design of the controller would be more complicated, and the setup time would be
greater, but the number of required pins would be less. This is an architecture that
we can aord in this case.
B.1.4 Current DAC
A biasing current is also required by the image sensor. The easiest way of controlling
that is by using a current DAC to generate this value. The value of the current would
be programmed in VHDL and the corresponding value would be fed into the chip.
A current DAC from Analog Devices (AD5543) was chosen. This DAC has a serial-
input structure; this is tolerable since the biasing current is not required to change
during a specic mode of operation, but what drove to the selection of this part in
particular was its ability to supply the low current values required by our application.
This DAC has a 16-bit precision.
B.1.5 Voltage Dividers
The FPGA development board used supplies 3.3V voltages (which is very common).
The reasons why this board in particular was chosen is discussed in Section B.2. This
requires us to lower the digital clocking signals supplied by the FPGA board for certain
signals that interface the image sensor to either 2.5V or to 1V. Several DC to DC
converters or level converters were considered, however, the required frequencies did
not fall within the specications. This pushed us to go to a very basic approach using
resistors. This is probably not a power-ecient solution, but the resistor precision did
give us the required output, and resistors could be changed on the board to alter the
voltages - in case this is required, giving us some exibility. We need to bear in mind
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that this is a prototype and a nal version of this camera would require a low-power
consumption setup, but it would have its own custom FPGA controller which would
give the correct voltage levels to start with making these voltage dividers useless.
A rst attempt at proving the concept was made using regular resistors on a
bread-board with a signal generator able to supply the same frequencies required by
our application. After this proof of concept, resistor voltage dividers were integrated
on the PCB.
B.1.6 Flexible Connections
To allow for maximum reuse of the PCB and exibility in probing intermediate signals,
jumpers were used to congure the signal paths. As a result, the signals from the
FPGA Board to the Custom-PCB are connected by jumpers, and the signals between
the Custom-PCB and the image sensor socket are also connected by jumpers. This
allows us both to cut o a signal, and to force or probe custom intermediate signals.
B.1.7 Comparators
The output of the image sensor chip is an 8-bit output. This can be read out directly
because of the jumper connections or passed to comparators. The 1V 8-bit output
could then be regenerated (the digital signal boosted) before being read o of the PCB
using Analog Devices' ADCMP600 to convert the 1V output of the chip into a 3.3V
output for the logic analyzer, but it turned out that we would not be using these since
the logic analyzer can accommodate to various voltage levels. These comparators can
operate at the required frequency for our application.
B.2 FPGA Board
The FPGA board used is a standard Xilinx Spartan-3 Development Board. The
FPGA is programmed by VHDL written using ISE and simulated with Modelsim.
The code is actually downloaded in the board's EPROM that in its turn programs
the FPGA after power-up (since the FPGA is volatile).
The VHDL generates the clocking signals specic to each mode of operation of the
image sensor. The mode is selected using switches on the Spartan board. The board
evidently comprises a reset switch as well. All the Image Sensor clocking signals are
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generated, as well as the control for all DACs. A 120MHz clock (from the oscillator
on the custom-PCB) is also input to the FPGA board and can be used instead of the
on-board oscillator that cannot achieve such a high frequency. More details about
the digital controller as well as the code can be found in the Appendix.
B.3 MATLAB
An 8-bit digital output coming from the image sensor is very hard to interpret using
a logic analyzer if we need to see any \meaningful" frames. To get a better feel of
the output, the Logic Analyzer is used to store some of the frame outputted (this
is limited by the memory available on the instrument). These are saved as a text
le which is then fed into Matlab. Two \.m" les were written to perform this task.
The rst converts the text le to image les (bitmaps), and the second combines the
bitmaps into an AVI le to generate a video. This does not, of course, live up to real-
time image viewing, but is enough to validate that the prototype does generate valid
images. Any more extensive work would be much beyond the scope of this Master's
Thesis.
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C.1 Switched-Capacitor Comparator Architecture
(CMOS 0.18m)
Essentially, the voltages to be compared are the pixel voltage VPIXEL supplied by the
photodiode and the analog-equivalent of an 8-bit digital ramp VRAMP which is gen-
erated by an external digital-to-analog converter (DAC). The comparator compares
VPIXEL to the analog value of VRAMP and latches the equivalent digital value of the
ramp into an 8-bit memory. The commuted-capacitance comparator based on [1] and
[138] is shown in Figure C.1.
Figure C.1 Switched-Capacitor Comparator (CMOS 0.18m)
It has a single input node that is connected to a capacitor. VPIXEL and VRAMP
are applied to the input node one after the other by activating the transmission gates
of Phi1 and Phi2 respectively. The supply voltage being of 1.8V, the initial voltage
across the capacitor is at the metastable value of VDD
2
. VPIXEL is then applied giving
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a voltage drop of VPIXEL  VDD2 . After that VRAMP is applied leaving us with a voltage
of VRAMP   VPIXEL + VDD2 . This means that the capacitor subtracts the two input
voltages and then decides which is greater. If VPIXEL is less, VCMP would oscillate
between ground and the metastable value. In the opposite case, VCMP would oscillate
between the metastable value and VDD. The valid signal has been added to force the
output value in limiting cases to a valid value. The nal inverter has been added to
make sure that the output to the memory, VOUT , is always a valid digital value.
The top plate of the capacitor is connected to the comparator since it is deemed
more sensitive than the inputs. The signal Phi1ADV is a slightly advanced version of
the signal Phi1 to limit the eect of charge injection to the closing of switch Phi1ADV .
A dummy transistor is added next to the Phi1ADV transistor having half its width
to absorb the injected charges. For the mode of operation particular to our DPS
requiring the comparison of two consecutive pixel values, VPIXEL is applied twice in
a row to the input by activating Phi1 twice instead of activating Phi2. The resultant
output would indicate which capture was darker.
C.2 Switched-Capacitor Comparator Simulations
(CMOS 0.18m)
A digital state controller was implemented in verilog to generate the clocking signals
Phi1, Phi1, Phi1ADV , Phi1ADV , Phi2, Phi2 and valid. A ramp of period T =
3s rising from 0 to 1.8V was applied to the input VRAMP . Several test values were
applied to the input VPIXEL to validate the functioning of the circuit. The value
of the capacitor was swept and a value of 5fF was selected. Decreasing this value
introduced a big oset. The capacitance is also best kept to a minimum because
of the large silicon area it occupies on the chip. Furthermore, an increase of the
capacitance beyond 10fF led to problems at the required operating frequency. A
corner analysis of the circuit was conducted, and the worst-case result is shown in
Figure C.2. The gure shows a time interval of 3s with the ramp signal, one of the
test pixel values VPIXEL = 900mV and the output of the comparator VCMP . The
measured oset was of 4:23mV which is below the limit set by an 8-bit precision
which is of 7:03mV for a 1:8V voltage range. (1:8V
256
= 7:03mV ). Figure C.3 shows the
equivalent memory-latching output, VOUT , for the same corner analysis, which took
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Figure C.2 Switched-Capacitor Comparator Worst-Case Corner Oset Simulation
(Signals shown: VRAMP , VPIXEL = 900mV , VCMP )(Oset = 4:23mV ).
on a valid digital value at all times.
C.3 Dierential-Input Pair Comparator Architec-
ture (CMOS 0.18m)
The customized dierential-input comparator was based on a standard architecture
[119; 138] and is featured in Figure C.4. It has an input dierential-pair having input
voltages VIN1 and VIN2. VIN1 is connected at all times to the voltage coming from
the photosensing circuit, VPIXEL. VIN2, however, is in the normal mode of operation
connected to the same ramp voltage VRAMP as was the case for the comparator in the
previous section by setting the signal CTRLRAMP to high. On the other hand, for the
mode of operation specic to the DPS in our application requiring the comparison of
two consecutive pixel voltages, an analog memory cell was added to the pixel input of
the comparator. The control signal CTRLRAMP is set to low to disconnect the ramp.
Afterwards, the signal CTRLIN is set to high to store the value of VPIXEL on the
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Figure C.3 Switched-Capacitor Comparator Worst-Case Corner Simulation Memory
Latching (Signals shown: VRAMP , VPIXEL = 900mV , VOUT ).
node VCAP . CTRLIN is then set to low and the newer value of VPIXEL is placed on
the node VIN1. As a result, the output of the comparator would be the comparison
between the current value of VPIXEL placed on VIN1 and the older value of VPIXEL
now stored on the node VCAP and applied to the input VIN2. The nal inverter added
to the circuit has the same role as that in the circuit of the previous section which
is to provide a valid digital output from the comparator at all times. Two biasing
voltages, VBIAS1 and VBIAS2 are provided to the circuit by current mirrors.
C.4 Dierential-Input Pair Comparator Simulations
(CMOS 0.18m)
A ramp of period T = 3s going from 0 to 1.8V was applied to the input VRAMP .
Several test values were also set to the input VPIXEL to validate the functioning of the
circuit. The biasing voltages VBIAS1 and VBIAS2 were then varied and their optimal
values selected to be of 550mV and 500mV respectively to minimize the oset. A
corner analysis of the circuit was conducted, with the worst-case result shown in
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Figure C.4 Dierential-Input Comparator (CMOS 0.18m)
Figure C.5. The gure shows a time interval of 3s with the ramp signal, one of the
test pixel values VPIXEL = 900mV and the output of the comparator VOUT . The
measured oset was 6:01mV which is below the limit set by an 8-bit precision which
is of 7:03mV for a 1:8V voltage range. For the mode of operation specic to the
DPS in our application requiring the comparison of two consecutive pixel voltages,
the ramp was disconnected from the circuit by setting the signal CTRLRAMP to low.
A capacitance of 7fF was selected for the analog memory.
The simulation setup consisted of a time interval of 12s with four dierent values
of VPIXEL: 1:3V; 0:7V; 0:7V and 1:3V each lasting for a duration of 3s. The following
describes the details:
 0 - 3s: VPIXEL = 1:3V , CTRLIN was high to store VPIXEL in VCAP , VOUT
was irrelevant;
 3s - 6s: VPIXEL = 0:7V and was applied to VIN1, CTRLIN was low, VIN2
had the value of VCAP from the memory, VOUT was low since VIN2 > VIN1;
 6s - 9s: VPIXEL = 0:7V , CTRLIN was high to store VPIXEL in VCAP , VOUT
was irrelevant;
 9s - 12s: VPIXEL = 1:3V and was applied to VIN1, CTRLIN was low, VIN2
had the value of VCAP from the memory, VOUT was high since VIN2 < VIN1.
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Figure C.5 Dierential Comparator Oset Worst-Case Corner Simulation (Signals
Shown: VRAMP , VPIXEL = 900mV, VOUT )(Offset = 6:01mV )
The worst-case results of the corner-analysis of the simulation setup appear in Figure
C.4.
C.5 Dierential versus Switched-Capacitor Com-
parator
Similar worst-case corner-analysis simulations were conducted on two dierent topolo-
gies of comparators. Both of them were operated with frequencies of 0.333MHz (1
/ 3s). This exceeded by far the requirements of 400fps for the proper functioning
of the DPS. The switched-capacitance comparator used a capacitance of 5fF. It was
a clocked comparator with three clocking signals and their inverses plus an addi-
tional validation signal for borderline cases. The oset obtained was of 4:23mV . The
dierential-input comparator had an added an analog memory with a capacitance of
7fF to allow for the comparison of two consecutive pixel voltages (which is intrinsic to
the topology of the former comparator type). The oset in this case was of 6:01mV
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Figure C.6 Dierential Comparator Behavior Simulation
which, while still being less than the 7:03mV upper limit required for an 8-bit pre-
cision, was still greater than that of the switched-capacitor topology. However, the
dierential comparator required two clocks CTRLRAMP and CTRLIN which were
operated less frequently thus minimizing the possibility of clock feedthrough espe-
cially in the normal operating mode where CTRLRAMP is operated only once to set
the mode and where CTRLIN is not used. The dierential comparator also required
two biasing voltages. In short, the switched-capacitor comparator gave a better oset
at the expense of more clocking signals with a non-escapable reliance on a capaci-
tor for comparisons. On the other hand, the dierential comparator gave a greater,
but still acceptable, oset while using less control signals and less clocking with its
sole reliance on capacitance being in the mode that requires the comparison of two
consecutive voltages of the pixel. Nevertheless, minimizing oset and silicon area
being some of the top objectives, the results were in favor of the switched-capacitor






The rst Charge-Coupled Device image sensor (featured in Figure D.1(a)) saw the
light of day at Bell Laboratories in 1969 [139; 140]. It was inspired by the bubble
technology - a shift register where the presence or absence of a magnetic dipole repre-
sented a 0 or a 1 and the shifts were conducted by rotating an external magnetic eld.
Boyle and Smith (appearing in Figure D.1(b)) applied this principle to semiconduc-
tor technology and came up with the basic structure of the CCD where the magnetic
bubble was replaced by a packet of charges stored in a MOS capacitor and charges
where moved between the tightly spaced capacitors by applying a \more attractive"
voltage to the receiver [141]. In January 2006, Boyle and Smith were awarded the
National Academy of Engineering Charles Stark Draper Prize for their work on the
CCD [142].
(a) Early version of a
CCD sensor
(b) the inventors of the CCD sensor, Boyle
and Smith (left to right)
Figure D.1 Invention of the CCD sensor [143]
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A period of rapid development followed both at Bell and at other companies
focusing on two types of devices: area imaging devices for picture cameras and linear
imaging devices for use in scanning applications [141]. Among these companies were
Fairchild Semiconductor, RCA and Texas Instruments. The rst commercial device
was marketed by Fairchild in 1974 with a matrix of 100 x 100 pixels. Iwama et al. at
Sony later on picked up the pace to mass produce CCDs for their camcorders [144].
It is worth noting though that image sensing is not the only application for CCDs.
A charge packet in a CCD structure can be directed anywhere within that structure
using digital clocking. The simplest CCD signal processing device is the analog delay
line (a serial input-output CCD). More complex applications arise from using CCDs
in digital mode where full packets represent ones and empty packets zeros. This can
be used to create components such as the serial to parallel shift register proposed by
Chan et al. in 1973 [145] or even adders and multipliers. Plus, cells in digital CCDs
can be much smaller than in analog ones since we are looking at discrete values for
the former [146]. This is without forgetting one of the initial applications that CCDs
were conceived for: memories [147]. An interesting recent (2007) overview on the
future of charge-trapping memories is presented by Mikolajick et al. [148].
Nevertheless, applications of CCDs have lost their sparkle around the 1990s with
the exception of CCD imagers; which is why when most people refer to CCDs they
are actually referring to CCD image sensors. Since this thesis is centered on image
sensors, the subsequent discussion will be utterly focused on this application of CCDs.
D.1 Antiblooming and Exposure Control
In general, blooming occurs when the full well capacity of the pixel is exceeded, causing
charges to overow into adjacent pixels.
In the early 1980s, IT-CCDs had already been developed and placed on the mar-
ket, and had reached sensitivity and noise levels close enough to the performance of
electron-beam tubes. Nevertheless, the blooming was still left to be desired. Research
had started on antiblooming as early on as 1972 [149; 150]. Solutions for antibloom-
ing had already emerged by the mid-seventies by biasing the region around the cells
during integration [41] or adding an overow CCD to contain the superuous charges
that would then be transferred to an output and eliminated [42]. Many other an-
tiblooming strategies and variations have been adopted throughout the evolution of
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CCD sensors, such as the blooming suppression achieved by Ishihara et al. in 1984
for an IT architecture by means of a vertical overow drain positioned under (rather
than beside) a PD without sacricing photosensitivity or DR [151].
D.2 Image Smear
In general, image smear occurs when charges are shifted. This could show up as blur.
CCD imagers had early on been designed in two architectures: Frame Transfer (FT)
and Interline Transfer (IT) - each of which has its own advantages and disadvantages.
The FT architecture proved to be more versatile and to have better sensitivity than
the IT one. However, the latter provides an improved response to higher spatial
frequencies [152]. FT architectures have the disadvantage of the introduction of image
smear when transferring images in the storage section while IT architectures have the
disadvantage of having more complex cells [152]. Conventional IT-CCD technology,
for instance, can face a decrease of 75% in sensitivity and an increase of 200% in
smear value for a 67% reduction in pixel size [153]. Several smear reduction methods
came to be: using microdefects to kill unwanted charges in bulk Silicon [154], or
using a P-Well structure to prevent carriers from diusing into the V-CCD [155] or
the introduction of FIT-CCDs (a combination of both the FT and IT architectures)
with smear carrier sweep-out [156] or even external circuit collection that stores the
smear component in an external memory to be subsequently subtracted from the
signal [157]. Ohba et al. conducted in 1985 a quantitative study on smear noise
considering capacitive coupling, carrier diusion and light leakage that led them to
the conclusion that the main cause of smear is light leakage [158].
Aside from architectural approaches for smear reduction, novel fabrication meth-
ods saw the light of day. Teranishi et al. reduced the oxide thickness under the
aluminum photoshield diminishing the smear by about 12 times as compared to a
conventional IT-CCD [157]. Sakakibara et al. put forth a Modied Barrier Well
(MBW) with a new impurity prole of a buried P+ layer and an on-chip microlens
array accomplishing a low smear ratio while maintaining high sensitivity [159]. Fu-
rumiya et al. also put forward their contribution to smear reduction and sensitivity
increase with a new attened-pear- shaped PD exhibiting a wide, low-concentration
N-layer below the conventional photodiode N-layer [160]. Tanabe et al. used BF2
ion implantation for the shallower P+ layer of the PD decreasing the surface electron
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diusion ow at the channel stopper side reducing smear [161].
D.3 Image Lag (or Sticking)
In general, image lag/sticking/ghosting occurs when there is an improper reset of
the CCD and improper/incomplete charge transfer. A residue of the previous image
would appear in the current frame, and perhaps additional subsequent frames creating
a \ghost".
It was initially believed that solid-state imagers were immune to image lag; never-
theless, this turned out to be fallacious for the case of interline CCDs spawning an
additional torment that is not dealt with in some sensors. Teranishi et al. drew out
in 1982 analytical formulae based on subthreshold current analysis to quantitatively
characterize image lag pertaining to the principle that subthreshold current domi-
nates the electron transfer from the PD to the V-CCD in the nal stage when the
potential dierence between the diode and the transfer gate channel closes to null.
This impedes some of the electrons from transferring because of the short period cre-
ating residual charges that would appear in the subsequent frame as image lag. To
get around that, Teranishi et al. proposed a new structure for a PD capable of having
a decently large potential dierence to allow all the electrons to be transferred. To
accomplish that, the N-type region was given a lower donor density and a P+ layer
was formed on it to enhance the charge storage capacity and to dispense with carrier
trapping and dark current generation rendering image lag imperceptible even at low
illumination hence extending the lower light threshold [162; 163]. However, this does
not address higher intensities, for if we delve deeper into the topic, image lag can
be photoconductive lag in the Silicon layer or capacitive lag from incomplete charge
transfer through the readout transistor. The latter lag is pronounced at low illumina-
tion levels, and can be eliminated by proper resetting of the diode potential for each
frame. As for the total lag, it can be ephemeral for low or medium light intensities,
but for higher intensities, conventional devices are prone to image sticking caused by
charge trapping in deep levels of Silicon. Sasaki et al. were able to sidestep this issue




Increasing the resolution was one of the greatest initial goals in image sensor design.
One of the earlier players was NASA's JPL that began investigating the CCD tech-
nology in 1974 to improve it by increasing the number of pixels in the array from
the 100  100 matrix limit reached at the time. By 1978 they had produced CCD
arrays of 500  500 pixels. The matrix size was then increased to 800  800 used
by Galileo launched in 1989 and the Hubble Space Telescope launched in 1990 [165].
The early 1980s saw the dawn of a second generation of CCD sensors that surpassed
their predecessors in almost every characteristic: better resolution, smaller pixels,
lower noise, lower cost and improved reliability. Sensors with greater matrices of
1024 1024, with smaller pixels (12 m as compared to the older 15 m) and lower
noise [165]. In the mid 1980s, new CCDs for HDTV applications were developed
[166; 167]. Nevertheless, such sensors had to overcome certain obstacles to become
practical. Basically, the resolution increase to migrate from NTSC to HDTV, if not
matched by a photosensitive area increase, impairs the sensitivity of the sensor due to
the reduction in aperture size coerced by the increased V-CCD and device isolation
channels, and downgrades the DR due to the narrowing of the width of the V-CCD's
charge transfer channel [43].
D.5 Sensitivity
Several methods have been put forth to increase sensitivity, one of them is to introduce
a photoconductive lm over a silicon surface creating a multi-layer approach [168;
169] making the DR independent of the silicon underlayer. This circumvents the
problem without directly addressing its roots and without amending the issue of
image lag. Another proposed approach was the Trench CCD sensor which enlists the
trench technique originally used in DRAMs [170; 171]. Its main feature is a long
trench formed in the charge transfer direction on the silicon surface and an N-region
formed over the sides and bottom of the trench as the charge transfer channel creating
a three-dimensional structure increasing the eective channel width and hence the
charge handling capacity which is correlated to the DR. Moreover, it occupies a
small percentage of the pixel area, increasing the aperture area, and consequently
boosting the sensitivity [43]. A third technique developed by Tabei et al. is what they
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called Sea-of-Photosensor Array (SPA-CCD), both the interline pixels and the vertical
charge transfer lines are used as photosensitive elements to improve simultaneously
the resolution and sensitivity [172]. In 1994, Chen and Ginosar designed an adaptive
sensitivity CCD image sensor. The sensitivity of each pixel was individually controlled
(by changing its exposure time) to ensure that it is operating in the linear range of the
CCD response, yielding a much wider DR enabling the imager to capture details in
both the light and dark areas of high-contrast scenes. The controller had an exposure
time memory for each pixel [173]. A more recent novel pixel architecture was ventured
into by Tsukamoto et al. having two notable elements: a thin refractory metal light
shield and an inner-layer microlens. An increase of 30% in sensitivity in addition
to a 6dB smear reduction were observed with a pixel area size of 22.6m2 aunting
performance levels comparable to a conventional CCD with pixel area size of 33.6m2
[153].
D.6 Readout Schemes
The one-dimensional aspect of CCDs was outanked in 1974 by Sequin et al. at
Bell Laboratories who put forth a new two-dimensional charge-transfer orthogonal
array scheme allowing the transfer of charges in more than one direction [174]. In
1994, Burke et al. presented a new 64 x 64 pixel prototype two-dimensional CCD
imager structure capable of transferring charge packets in all four directions [175]. In
2006, Smith et al. described the development, operation, and characterization of such
two-dimensional transfer CCDs as opposed to conventional one-dimensional transfer
CCDs presenting and validating two schemes [176].
Also, color CCDs require special readout considerations. The rst conventional
linear CCD had a row of red sensors, another of blue ones and a third of green ones,
each having its own color shift register. This, however, required a large memory to
compensate for position deviations in the image between the dierent color-sensors.
Basically, the image is scanned three times and should not have moved in between.
The second conventional architecture has alternating red, green and blue sensors
arranged in the same row. However, they are also shifted out of the sensor in the
same shift register which may cause color mixing from one cell overowing into the
other or residual color in one cell aecting the other. As an alternative, Kawamoto
et al. proposed a third architecture that combined both by having a single row of
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alternating sensors but three separate color registers [177].
With the trend going towards HDTV resolution requirements, several sensors
were developed satisfying these. Nevertheless, these were not well-suited for high-
resolution robotic vision and electronic camera applications because their interlaced
architecture forced a 50% reduction in resolution if they had to be used in applications
that generated an image after a single scan. For this, Stevens et al. came up with
an IT-CCD sensor with a novel non-interlaced scan (or progressive scan) architecture
characterized by low smear, no lag and high responsivity and doted with the ability
to clock out the image one or two lines at a time allowing high-resolution single-scan
high-speed image capture [178].
Another point worth mentioning is that in single-output CCDs, the charge is
transferred from the V-CCD to the H-CCD and then pushed through the register
to an output structure for conversion to current or voltage. A common problem
encountered though is the nonuniformity in the video level of the rst pixels read
out. To circumvent that, isolation pixels are added next to the output structure.
These are read out rst, allowing the performance of the output node to settle before
receiving valid pixels. An output node with a very small capacitance increases the
charge-conversion eciency. However, the transition from large pixel geometry in the
H-CCD required for large storage capacity to small geometry of the node has to be
carefully designed to optimize eciency and linearity. Nevertheless, the speed of the
sensor is limited by the existence of a single output. That is why in 1997 Kiik et al.
used multiple outputs to boost the data throughput of their FT-CCD. For this, they
divided the H-CCDs into equal length segments reducing the number of pixels being
read out by each node and hence the readout time. However, this requires additional
physical space. This also restricts the use of isolation pixels [179].
D.7 Noise
The pervasiveness of noise being always an issue, many schemes have been devised
throughout the years for noise reduction or elimination. The scope of the topic led
Hopkinson and Lumb to form a discussion on noise reduction techniques in 1982
deriving formulae based on a known noise spectrum founded on the fact that the
relative merits of each technique depend on the nature of the noise source [180].
Fixed Pattern Noise (FPN) was proved to be caused mainly by gate capacitance and
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threshold-voltage variations. Based on that, Ohba et al. designed a simple circuit
containing an emitter-follower amplier, an integration capacitor, a reset switch and
a load resistor reducing FPN by around 20dB to achieve an SNR close to 68dB [181].
Another way to eliminate FPN was put forth by Hiroshima et al. that makes use of
a new epitaxial wafer fabrication process for CCD imagers. The use of the epitaxial
layer was found to eliminate the concentric circle image pattern and to suppress
thermally induced white blemishes [182]. Moreover, many noise suppression methods
came to be other than the conventional CDS with which it was dicult to generate
narrow pulses and obtain stable clamping at HDTV speeds. One such method was the
Reection-Delayed noise Suppression (RDS) proposed by Ohbo et al. The principle of
operation is to mix the signal with a delayed version of itself and to nd the dierence
between the feedthrough level and the signal level [183]. Matsunaga and Ohsawa also
introduced alternate gain inversion (AGI) signal processing to suppress 1/f noise in
an IT-CCD [184]. In 1992 Hynecek analyzed theoretically the CDS method providing
some insight into the choice of circuit parameters [185].
Sources of image noise have been very well documented throughout the lifespan
of CCDs, but little work has been done on the assessment and validation of these
noise sources. This has encouraged Irie et al. to publish in 2008 a comprehensive
noise model for CCD cameras. They used this technique to evaluate the noise of a
commercially available CCD video camera by experimentation and analysis [186].
D.8 Trends in State-of-the-Art CCD Image Sen-
sors
Decreasing the size of sensors while maintaining satisfactory performance levels has
been the topic of a lot of research. The tendency towards an increase in the num-
ber of pixels got even more intense in the late 1990s especially with the advent of
more advanced applications such as the introduction of a stereoscopic IT-CCD color
video movie camera by Yamaguchi and Takemura in the late-eighties/early-nineties.
It basically records two images from two viewpoints and the user sees these through
special glasses so that the brain mixes them to create a 3D image eliminating the need
of having two cameras and two recorders that need to be synchronized; therefore cre-
ating a compact portable system [187; 188]. The growing need for better resolutions
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compelled researchers to invest even more time into compensating for the inevitable
increase in the size of the image sensor, which in its turn triggered the motivation for
pixel size shrinkage.
The drive towards smaller imagers led Yamada et al. to develop in 1998 what they
called the smallest IT-CCD with SXGA format yet to be found [189]. Its 5m  5m
pixel was 56% smaller than the pixel size of 2/3-inch 1.3M-Pixel CCDs manufactured
the previous year by the same group with 6.7m  6.7m pixels [190].
Van Kuijk et al. were able in 2000 to reduce the pixel size of an FT-CCD to
4.1m  4.1m by using gapless microlenses to increase the sensitivity by 25 to 30%
and by using a low noise high-linearity output amplier [191]. In 2002, Le Cam et al.
came up with a manner of doubling the readout rate without changing the readout
frequency by introducing horizontal subsampling with binning for an even smaller
3.7m  3.7m pixel FT-CCD [192].
An IT-CCD with pixels of 2.2m  2.2m was available on the market by 2005.
This pushed Oda et al. to reduce the pixel size of FT-CCDs even further to 1.56m in
that same year. The imager was intended to be used for mobile applications. It is quite
easier to scale down FT-CCDs than IT-CCDs because of the simpler pixel structure
and greater aperture. The decrease in pixel size is nevertheless inevitably accompa-
nied by a decrease in sensitivity. To circumvent that, the authors have decreased
the gate electrode spacing, optimized the shape of the microlenses and improved the
conversion factor. They were also able to reduce the overall power consumption by
decreasing the operating voltage to 7V [193] (as compared to somewhere around 12V
for conventional CCDs [192]).
Another decrease in pixel size was undertaken by Fife et al. in 2007. They reported
the rst FT-CCD with submicron pixel pitch. Their prototype consisted of a matrix
of 16 16 pixels with pitch of 0.5m using a single-poly 110nm CMOS process with
DR of 60dB, peak SNR of 28dB, DSNU of 25% and PRNU of 5.8% - which are values
that can still be compared to consumer image sensors [194]. The pixel size is around
three times smaller than for recently reported CCDs by Oda et al. in 2005 [193] and
CMOS sensors by Cohen et al. in 2006 [195].
High-speed CCD imagers have also been manufactured. A notable one is the ISIS
(In-SItu Storage) image sensor patented by Etoh and Mutoh in 2005 [196]. Their
rst sensor was developed in 1991 with a frame rate of 4500 fps rising up to 1,000,000
fps by 2001. The sensor is capable of recording signals in all pixels in parallel. In
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2007 their worked was concentrated on the development of a new photon-counting
PC-ISIS for microscopic biological observation. A review of the evolution of their
CCD imagers can be found in [197].
Recent CCD technology eorts have been focused on understanding radiometric
accuracy for very sensitive measurements (such as searching for planets around other
stars) and on improving CCD response in the ultraviolet region of the electromagnetic
spectrum.
